Initial commit of OpenSPARC T2 architecture model.
[OpenSPARC-T2-SAM] / sam-t2 / sam / cpus / vonk / n2 / lib / ras / xml / N2_L2DiagUaMem.xml
CommitLineData
920dae64
AT
1<!-- interpreter=xml2reg args='-t' -->
2<register_list>
3<register name="L2_DIAG_UA (L2_DIAG_UA)">
4 <class_name>N2_L2DiagUaMem</class_name>
5 <submodule>N2</submodule>
6 <comment>
7Diagnostic access to the L2 VUAD array is done through a pair of address access ranges. The first accesses the valid and dirty bits for an entire set plus the parity for each of those bits across the set via 64 bit read/writes. Diag loads of the VUAD do not check parity, and thus cannot generate a parity error. L2 Diagnostic UA - L2_DIAG_UA (0xA6-0040-0000) (count 4096 step 64)
8 </comment>
9 <base_address>0xA600000000ULL</base_address>
10 <count>4096</count>
11 <stride>64</stride>
12 <priv>yes</priv>
13 <field name="ALLOC">
14 <start_offset>0</start_offset>
15 <end_offset>15</end_offset>
16 <initial_value>0</initial_value>
17 <protection>RW</protection>
18 <field_type>NORMAL</field_type>
19 <comment>
20Alloc bits for way 15 down to way 0.
21 </comment>
22 <format type="hex"/>
23 </field>
24 <field name="USED">
25 <start_offset>16</start_offset>
26 <end_offset>31</end_offset>
27 <initial_value>0</initial_value>
28 <protection>RW</protection>
29 <field_type>NORMAL</field_type>
30 <comment>
31Used bits for way 15 down to way 0.
32 </comment>
33 <format type="hex"/>
34 </field>
35 <field name="UAECC">
36 <start_offset>32</start_offset>
37 <end_offset>38</end_offset>
38 <initial_value>0</initial_value>
39 <protection>RW</protection>
40 <field_type>NORMAL</field_type>
41 <comment>
42ECC for all used and alloc bits.
43 </comment>
44 <format type="hex"/>
45 </field>
46 <field name="RSVD0">
47 <start_offset>39</start_offset>
48 <end_offset>63</end_offset>
49 <initial_value>0</initial_value>
50 <protection>RO</protection>
51 <field_type>ZERO</field_type>
52 <comment>
53Reserved
54 </comment>
55 </field>
56</register>
57</register_list>