Initial commit of OpenSPARC T2 architecture model.
[OpenSPARC-T2-SAM] / obp / obp / dev / southbridge / huron / isa / isa.tok
\ ========== Copyright Header Begin ==========================================
\
\ Hypervisor Software File: isa.tok
\
\ Copyright (c) 2006 Sun Microsystems, Inc. All Rights Reserved.
\
\ - Do no alter or remove copyright notices
\
\ - Redistribution and use of this software in source and binary forms, with
\ or without modification, are permitted provided that the following
\ conditions are met:
\
\ - Redistribution of source code must retain the above copyright notice,
\ this list of conditions and the following disclaimer.
\
\ - Redistribution in binary form must reproduce the above copyright notice,
\ this list of conditions and the following disclaimer in the
\ documentation and/or other materials provided with the distribution.
\
\ Neither the name of Sun Microsystems, Inc. or the names of contributors
\ may be used to endorse or promote products derived from this software
\ without specific prior written permission.
\
\ This software is provided "AS IS," without a warranty of any kind.
\ ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND WARRANTIES,
\ INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A
\ PARTICULAR PURPOSE OR NON-INFRINGEMENT, ARE HEREBY EXCLUDED. SUN
\ MICROSYSTEMS, INC. ("SUN") AND ITS LICENSORS SHALL NOT BE LIABLE FOR
\ ANY DAMAGES SUFFERED BY LICENSEE AS A RESULT OF USING, MODIFYING OR
\ DISTRIBUTING THIS SOFTWARE OR ITS DERIVATIVES. IN NO EVENT WILL SUN
\ OR ITS LICENSORS BE LIABLE FOR ANY LOST REVENUE, PROFIT OR DATA, OR
\ FOR DIRECT, INDIRECT, SPECIAL, CONSEQUENTIAL, INCIDENTAL OR PUNITIVE
\ DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY,
\ ARISING OUT OF THE USE OF OR INABILITY TO USE THIS SOFTWARE, EVEN IF
\ SUN HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
\
\ You acknowledge that this software is not designed, licensed or
\ intended for use in the design, construction, operation or maintenance of
\ any nuclear facility.
\
\ ========== Copyright Header End ============================================
id: @(#)isa.tok 1.3 06/08/30
purpose:
copyright: Copyright 2006 Sun Microsystems, Inc. All Rights Reserved
copyright: Use is subject to license terms.
fcode-version3
headerless
\ this device will be deleted in dropins.src after initializing
\ these few registers
: my-b@ ( offset -- data ) my-space + " config-b@" $call-parent ;
: my-b! ( data offset -- ) my-space + " config-b!" $call-parent ;
: my-l@ ( offset -- data ) my-space + " config-l@" $call-parent ;
: my-l! ( data offset -- ) my-space + " config-l!" $call-parent ;
: isa-init
[ifdef] INTX-MESSAGES?
\ Officially, this "pcie" southbridge device does not support intx.
\ Unofficially, it seems to work for now, so the platform team has
\ requested we turn this functionality on until the real solution
\ (sideband interrupts through the fpga over the ssi bus) is implemented.
\ The pcie to pci bridge at the root of the southbridge nexus has a
\ zero valued, read only 'interrupt-pin' register. Because of this,
\ the common OBP probing code does not create an 'interrupts' property,
\ and Solaris does not enable INTx. Therefore, we have to do it here.
my-self my-parent to my-self ( my-self )
4 my-l@ h# 400 invert and 4 my-l! ( my-self )
1 encode-int " interrupts" property ( my-self )
to my-self ( )
[else]
h# 90 my-l@ 1 d# 22 << or h# 90 my-l! \ enable sideband interrupts
\ See ULI 1575 End Point Mode Application Note
h# 48 my-l@ 1 d# 26 << or h# 48 my-l! \ disable INTx virtual wire messages
[then]
;
isa-init
end0