minor fixups pre tcp<->spec coordination
[unix-history] / usr / src / sys / vax / mba / hpreg.h
CommitLineData
53962147 1/* hpreg.h 4.9 81/08/31 */
71a3af01 2
2b90295a 3struct hpdevice
71a3af01 4{
2b90295a
BJ
5 int hpcs1; /* control and status register 1 */
6 int hpds; /* drive status */
7 int hper1; /* error register 1 */
8 int hpmr; /* maintenance */
9 int hpas; /* attention summary */
10 int hpda; /* desired address register */
11 int hpdt; /* drive type */
12 int hpla; /* look ahead */
71a3af01 13 int hpsn; /* serial number */
2b90295a
BJ
14 int hpof; /* offset register */
15 int hpdc; /* desired cylinder address register */
16 int hpcc; /* current cylinder */
5ff2a969
BJ
17/* on an rp drive, mr2 is called er2 and er2 is called er3 */
18/* we use rm terminology here */
19 int hpmr2; /* maintenance register 2 */
2b90295a 20 int hper2; /* error register 2 */
2b90295a
BJ
21 int hpec1; /* burst error bit position */
22 int hpec2; /* burst error bit pattern */
71a3af01
BJ
23};
24
2b90295a
BJ
25/* hpcs1 */
26#define HP_SC 0100000 /* special condition */
27#define HP_TRE 0040000 /* transfer error */
28#define HP_DVA 0004000 /* drive available */
29#define HP_RDY 0000200 /* controller ready */
30#define HP_IE 0000100 /* interrupt enable */
31/* bits 5-1 are the command */
32#define HP_GO 0000001
33
34/* commands */
35#define HP_NOP 000 /* no operation */
36#define HP_UNLOAD 002 /* offline drive */
37#define HP_SEEK 004 /* seek */
38#define HP_RECAL 006 /* recalibrate */
39#define HP_DCLR 010 /* drive clear */
40#define HP_RELEASE 012 /* release */
41#define HP_OFFSET 014 /* offset */
42#define HP_RTC 016 /* return to centerline */
43#define HP_PRESET 020 /* read-in preset */
44#define HP_PACK 022 /* pack acknowledge */
45#define HP_SEARCH 030 /* search */
46#define HP_DIAGNOSE 034 /* diagnose drive */
47#define HP_WCDATA 050 /* write check data */
48#define HP_WCHDR 052 /* write check header and data */
49#define HP_WCOM 060 /* write data */
50#define HP_WHDR 062 /* write header */
51#define HP_WTRACKD 064 /* write track descriptor */
52#define HP_RCOM 070 /* read data */
53#define HP_RHDR 072 /* read header and data */
54#define HP_RTRACKD 074 /* read track descriptor */
55
56/* hpds */
a0eab615
BJ
57#define HPDS_ATA 0100000 /* attention active */
58#define HPDS_ERR 0040000 /* composite drive error */
59#define HPDS_PIP 0020000 /* positioning in progress */
60#define HPDS_MOL 0010000 /* medium on line */
61#define HPDS_WRL 0004000 /* write locked */
62#define HPDS_LST 0002000 /* last sector transferred */
63#define HPDS_PGM 0001000 /* programmable */
64#define HPDS_DPR 0000400 /* drive present */
65#define HPDS_DRY 0000200 /* drive ready */
66#define HPDS_VV 0000100 /* volume valid */
2b90295a 67/* bits 1-5 are spare */
a0eab615 68#define HPDS_OM 0000001 /* offset mode */
2b90295a 69
a0eab615 70#define HPDS_DREADY (HPDS_DPR|HPDS_DRY|HPDS_MOL|HPDS_VV)
4656c503
BJ
71#define HPDS_BITS \
72"\10\20ATA\17ERR\16PIP\15MOL\14WRL\13LST\12PGM\11DPR\10DRY\7VV\1OM"
73
2b90295a 74/* hper1 */
a0eab615
BJ
75#define HPER1_DCK 0100000 /* data check */
76#define HPER1_UNS 0040000 /* drive unsafe */
77#define HPER1_OPI 0020000 /* operation incomplete */
78#define HPER1_DTE 0010000 /* drive timing error */
79#define HPER1_WLE 0004000 /* write lock error */
80#define HPER1_IAE 0002000 /* invalid address error */
81#define HPER1_AOE 0001000 /* address overflow error */
82#define HPER1_HCRC 0000400 /* header crc error */
83#define HPER1_HCE 0000200 /* header compare error */
84#define HPER1_ECH 0000100 /* ecc hard error */
85#define HPER1_WCF 0000040 /* write clock fail */
86#define HPER1_FER 0000020 /* format error */
87#define HPER1_PAR 0000010 /* parity error */
88#define HPER1_RMR 0000004 /* register modification refused */
89#define HPER1_ILR 0000002 /* illegal register */
90#define HPER1_ILF 0000001 /* illegal function */
2b90295a 91
4656c503
BJ
92#define HPER1_BITS \
93"\10\20DCK\17UNS\16OPI\15DTE\14WLE\13IAE\12AOE\11HCRC\10HCE\
94\7ECH\6WCF\5FER\4PAR\3RMR\2ILR\1ILF"
a0eab615 95#define HPER1_HARD \
72b6c281 96 (HPER1_WLE|HPER1_IAE|HPER1_AOE|\
a0eab615 97 HPER1_FER|HPER1_RMR|HPER1_ILR|HPER1_ILF)
2b90295a
BJ
98
99/* hper2 */
a0eab615
BJ
100#define HPER2_BSE 0100000 /* bad sector error */
101#define HPER2_SKI 0040000 /* seek incomplete */
102#define HPER2_OPE 0020000 /* operator plug error */
103#define HPER2_IVC 0010000 /* invalid command */
104#define HPER2_LSC 0004000 /* loss of system clock */
105#define HPER2_LBC 0002000 /* loss of bit check */
106#define HPER2_DVC 0000200 /* device check */
f6b9107b 107#define HPER2_SSE 0000040 /* skip sector error (rm80) */
a0eab615 108#define HPER2_DPE 0000010 /* data parity error */
2b90295a 109
4656c503 110#define HPER2_BITS \
a0eab615 111"\10\20BSE\17SKI\16OPE\15IVC\14LSC\13LBC\10DVC\5SSE\4DPE"
53962147 112#define HPER2_HARD (HPER2_OPE)
2b90295a
BJ
113
114/* hpof */
a0eab615
BJ
115#define HPOF_CMO 0100000 /* command modifier */
116#define HPOF_MTD 0040000 /* move track descriptor */
117#define HPOF_FMT22 0010000 /* 16 bit format */
118#define HPOF_ECI 0004000 /* ecc inhibit */
119#define HPOF_HCI 0002000 /* header compare inhibit */
120#define HPOF_SSEI 0001000 /* skip sector inhibit */
2b90295a 121
a0eab615
BJ
122#define HPOF_P400 020 /* +400 uinches */
123#define HPOF_M400 0220 /* -400 uinches */
124#define HPOF_P800 040 /* +800 uinches */
125#define HPOF_M800 0240 /* -800 uinches */
126#define HPOF_P1200 060 /* +1200 uinches */
127#define HPOF_M1200 0260 /* -1200 uinches */