Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: dmu_tmu_dim_relgen.v | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | module dmu_tmu_dim_relgen ( | |
36 | clk, | |
37 | rst_l, | |
38 | ||
39 | // ILU interface | |
40 | k2y_rel_rcd, | |
41 | k2y_rel_enq, | |
42 | ||
43 | // talk to diufsm.v | |
44 | rcd_is_cpld_reg, | |
45 | ||
46 | // talk to datapath.v | |
47 | k2y_buf_addr ); | |
48 | ||
49 | //synopsys sync_set_reset "rst_l" | |
50 | ||
51 | // >>>>>>>>>>>>>>>>>>>>>>>>> Port Declarations <<<<<<<<<<<<<<<<<<<<<<<<<<<<<< | |
52 | ||
53 | //------------------------------------------------------------------------ | |
54 | // Clock and Reset Signals | |
55 | //------------------------------------------------------------------------ | |
56 | input clk; | |
57 | input rst_l; | |
58 | ||
59 | //------------------------------------------------------------------------ | |
60 | // ILU interface | |
61 | //------------------------------------------------------------------------ | |
62 | output [`FIRE_DLC_URR_REC_WDTH-1:0] k2y_rel_rcd; // ingress release rcd | |
63 | output k2y_rel_enq; // ingress enqueue | |
64 | ||
65 | //------------------------------------------------------------------------ | |
66 | // talk to diufsm.v | |
67 | //------------------------------------------------------------------------ | |
68 | input rcd_is_cpld_reg; // from diufsm.v | |
69 | ||
70 | //------------------------------------------------------------------------ | |
71 | // talk to datapath.v | |
72 | //------------------------------------------------------------------------ | |
73 | input [`FIRE_DLC_ITI_ADDR_WDTH-1:0] k2y_buf_addr; | |
74 | ||
75 | // >>>>>>>>>>>>>>>>>>>>>>>>> Data Type Declarations <<<<<<<<<<<<<<<<<<<<<<<<< | |
76 | ||
77 | // ~~~~~~~~~~~~~~~~~~~~~~~~~ REGISTER - FLOPS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
78 | reg [`FIRE_DLC_ITI_ADDR_WDTH-1:0] pre_k2y_buf_addr; | |
79 | ||
80 | reg [`FIRE_DLC_URR_REC_WDTH-1:0] k2y_rel_rcd; // ingress release rcd | |
81 | reg k2y_rel_enq; | |
82 | ||
83 | // ~~~~~~~~~~~~~~~~~~~~~~~~~ REGISTER - NON-FLOPS ~~~~~~~~~~~~~~~~~~~~~~~~ | |
84 | ||
85 | // ~~~~~~~~~~~~~~~~~~~~~~~~~ NETS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
86 | wire rcd_type; // 0 - pio (CPLD), 1 - dma (PD) | |
87 | wire n_k2y_rel_enq; | |
88 | wire [`FIRE_DLC_URR_REC_WDTH-1:0] n_k2y_rel_rcd; | |
89 | ||
90 | ||
91 | // >>>>>>>>>>>>>>>>>>>>>>>>> RTL/Behavioral Model <<<<<<<<<<<<<<<<<<<<<<<<<<< | |
92 | ||
93 | //--------------------------------------------------------------------- | |
94 | // outputs | |
95 | //--------------------------------------------------------------------- | |
96 | assign rcd_type = rcd_is_cpld_reg ? 1'b0 : 1'b1; | |
97 | assign n_k2y_rel_rcd = {rcd_type, pre_k2y_buf_addr}; | |
98 | assign n_k2y_rel_enq = pre_k2y_buf_addr[0] ^ k2y_buf_addr[0]; | |
99 | ||
100 | always @ (posedge clk) | |
101 | if (~rst_l) begin | |
102 | k2y_rel_enq <= 1'b0; | |
103 | k2y_rel_rcd <= {`FIRE_DLC_URR_REC_WDTH{1'b0}}; | |
104 | end | |
105 | else begin | |
106 | k2y_rel_enq <= n_k2y_rel_enq; | |
107 | k2y_rel_rcd <= n_k2y_rel_rcd; | |
108 | end | |
109 | ||
110 | //--------------------------------------------------------------------- | |
111 | // flop lsb_k2y_buf_addr | |
112 | //--------------------------------------------------------------------- | |
113 | always @ (posedge clk) | |
114 | if(~rst_l) begin | |
115 | pre_k2y_buf_addr <= {`FIRE_DLC_ITI_ADDR_WDTH{1'b0}}; | |
116 | end | |
117 | else begin | |
118 | pre_k2y_buf_addr <= k2y_buf_addr; | |
119 | end | |
120 | ||
121 | // >>>>>>>>>>>>>>>>>>>>>>>>> Instantiations <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<< | |
122 | ||
123 | endmodule // dmu_tmu_dim_relgen | |
124 | ||
125 | ||
126 | ||
127 |