Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: N2fcPiuShadowRegs.vr | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | class N2fcPiuShadowRegs { | |
36 | ||
37 | bit [63:0] piuPcie64Offset; | |
38 | ||
39 | bit [63:0] piuMsi32Address; | |
40 | bit [63:0] piuMsi64Address; | |
41 | integer piuMaxPayloadSize; | |
42 | ||
43 | bit [63:0] ncuBaseAddr [3]; | |
44 | ||
45 | bit [15:0] piuREQ_ID; | |
46 | ||
47 | bit [63:0] EQBaseAddr; | |
48 | ||
49 | bit [6:0] EQTail [36]; | |
50 | bit [6:0] EQHead [36]; | |
51 | ||
52 | bit [63:0] MSIMapping [256]; | |
53 | ||
54 | bit [63:0] IoMmuControl; | |
55 | ||
56 | bit [63:0] IoMmuTsbControl; | |
57 | ||
58 | bit [63:0] IoMmuDev2Iotsb [16]; | |
59 | ||
60 | bit [63:0] IoMmuIoTsbDesc [32]; | |
61 | ||
62 | task new (); | |
63 | ||
64 | function bit MsiIsValid(integer MSInum) { | |
65 | bit[63:0] temp = MSIMapping[MSInum]; | |
66 | MsiIsValid = temp[63]; | |
67 | } | |
68 | ||
69 | function bit MsiIsEqWr(integer MSInum) { | |
70 | bit[63:0] temp = MSIMapping[MSInum]; | |
71 | MsiIsEqWr = temp[62]; | |
72 | } | |
73 | ||
74 | function bit[5:0] GetMsiEqNum(integer MSInum) { | |
75 | bit[63:0] temp = MSIMapping[MSInum]; | |
76 | GetMsiEqNum = temp[5:0]; | |
77 | } | |
78 | ||
79 | task SetMsiEqWr(integer MSInum) { | |
80 | bit[63:0] temp = MSIMapping[MSInum]; | |
81 | temp[62] = 1; | |
82 | MSIMapping[MSInum] = temp; | |
83 | } | |
84 | task ClearMsiEqWr(integer MSInum) { | |
85 | bit[63:0] temp = MSIMapping[MSInum]; | |
86 | temp[62] = 0; | |
87 | MSIMapping[MSInum] = temp; | |
88 | } | |
89 | } | |
90 | ||
91 | ||
92 | //--------------------------------------------------------------- | |
93 | // "new" task. | |
94 | //--------------------------------------------------------------- | |
95 | task N2fcPiuShadowRegs::new () | |
96 | { | |
97 | integer i; | |
98 | ||
99 | piuPcie64Offset = 0; | |
100 | piuMsi32Address = 0; | |
101 | piuMsi64Address = 0; | |
102 | piuMaxPayloadSize = 128; | |
103 | ncuBaseAddr[0] = 0; | |
104 | ncuBaseAddr[1] = 0; | |
105 | ncuBaseAddr[2] = 0; | |
106 | piuREQ_ID = 0; | |
107 | EQBaseAddr = 0; | |
108 | for(i=0; i<36; i++) { | |
109 | EQTail[i] = 0; | |
110 | EQHead[i] = 0; | |
111 | } | |
112 | for(i=0; i<256; i++) { | |
113 | MSIMapping[i] = 0; | |
114 | } | |
115 | } | |
116 | ||
117 |