Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: ucb.if.vri | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | #ifndef INC_UCB_IF_VRI | |
36 | #define INC_UCB_IF_VRI | |
37 | ||
38 | #include "fc_top_defines.vri" | |
39 | ||
40 | // | |
41 | // For monitoring rd/wr of CCU CSRs | |
42 | // | |
43 | interface ccu_ucb_mon_if { | |
44 | input clk CLOCK verilog_node "`NCU.iol2clk"; | |
45 | ||
46 | //---request bus--- | |
47 | input ncu_ccu_vld PSAMPLE #-1 verilog_node "`NCU.ncu_ccu_vld" ; | |
48 | input [3:0] ncu_ccu_data PSAMPLE #-1 verilog_node "`NCU.ncu_ccu_data" ; | |
49 | input ccu_ncu_stall PSAMPLE #-1 verilog_node "`NCU.ccu_ncu_stall" ; | |
50 | ||
51 | //---response bus-- | |
52 | input ccu_ncu_vld PSAMPLE #-1 verilog_node "`NCU.ccu_ncu_vld" ; | |
53 | input [3:0] ccu_ncu_data PSAMPLE #-1 verilog_node "`NCU.ccu_ncu_data" ; | |
54 | input ncu_ccu_stall PSAMPLE #-1 verilog_node "`NCU.ncu_ccu_stall" ; | |
55 | } | |
56 | ||
57 | // | |
58 | // For monitoring rd/wr of DBG1 CSRs | |
59 | // | |
60 | interface dbg1_ucb_mon_if { | |
61 | input clk CLOCK verilog_node "`NCU.iol2clk"; | |
62 | ||
63 | //---request bus--- | |
64 | input ncu_dbg1_vld PSAMPLE #-1 verilog_node "`NCU.ncu_dbg1_vld" ; | |
65 | input [3:0] ncu_dbg1_data PSAMPLE #-1 verilog_node "`NCU.ncu_dbg1_data" ; | |
66 | input dbg1_ncu_stall PSAMPLE #-1 verilog_node "`NCU.dbg1_ncu_stall" ; | |
67 | ||
68 | //---response bus-- | |
69 | input dbg1_ncu_vld PSAMPLE #-1 verilog_node "`NCU.dbg1_ncu_vld" ; | |
70 | input [3:0] dbg1_ncu_data PSAMPLE #-1 verilog_node "`NCU.dbg1_ncu_data" ; | |
71 | input ncu_dbg1_stall PSAMPLE #-1 verilog_node "`NCU.ncu_dbg1_stall" ; | |
72 | } | |
73 | ||
74 | // | |
75 | // For monitoring rd/wr of RST's CSRs | |
76 | // | |
77 | interface rst_ucb_mon_if { | |
78 | input clk CLOCK verilog_node "`NCU.iol2clk"; | |
79 | ||
80 | //---request bus--- | |
81 | input ncu_rst_vld PSAMPLE #-1 verilog_node "`NCU.ncu_rst_vld" ; | |
82 | input [3:0] ncu_rst_data PSAMPLE #-1 verilog_node "`NCU.ncu_rst_data" ; | |
83 | input rst_ncu_stall PSAMPLE #-1 verilog_node "`NCU.rst_ncu_stall" ; | |
84 | ||
85 | //---response bus-- | |
86 | input rst_ncu_vld PSAMPLE #-1 verilog_node "`NCU.rst_ncu_vld" ; | |
87 | input [3:0] rst_ncu_data PSAMPLE #-1 verilog_node "`NCU.rst_ncu_data" ; | |
88 | input ncu_rst_stall PSAMPLE #-1 verilog_node "`NCU.ncu_rst_stall" ; | |
89 | } | |
90 | ||
91 | // | |
92 | // For monitoring ucb rd/wr between NCU-TCU | |
93 | // | |
94 | interface tcu_ucb_mon_if { | |
95 | input clk CLOCK verilog_node "`NCU.iol2clk"; | |
96 | ||
97 | //---request bus--- | |
98 | input ncu_tcu_vld PSAMPLE #-1 verilog_node "`NCU.ncu_tcu_vld" ; | |
99 | input [7:0] ncu_tcu_data PSAMPLE #-1 verilog_node "`NCU.ncu_tcu_data" ; | |
100 | input tcu_ncu_stall PSAMPLE #-1 verilog_node "`NCU.tcu_ncu_stall" ; | |
101 | ||
102 | //---response bus-- | |
103 | input tcu_ncu_vld PSAMPLE #-1 verilog_node "`NCU.tcu_ncu_vld" ; | |
104 | input [7:0] tcu_ncu_data PSAMPLE #-1 verilog_node "`NCU.tcu_ncu_data" ; | |
105 | input ncu_tcu_stall PSAMPLE #-1 verilog_node "`NCU.ncu_tcu_stall" ; | |
106 | } | |
107 | ||
108 | #endif | |
109 |