Initial commit of OpenSPARC T2 design and verification files.

[OpenSPARC-T2-DV] / verif / model / sun / sun_amb.flist

// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T2 Processor File: sun_amb.flist
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
//
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. 
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
// 
// For the avoidance of doubt, and except that if any non-GPL license 
// choice is available it will apply instead, Sun elects to use only 
// the General Public License version 2 (GPLv2) at this time for any 
// software where a choice of GPL license versions is made 
// available with the language indicating that GPLv2 or any later version 
// may be used, or where a choice of which version of the GPL is applied is 
// otherwise unspecified. 
//
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, 
// CA 95054 USA or visit www.sun.com if you need additional information or 
// have any questions. 
// 
// ========== Copyright Header End ============================================
../verilog/mem/fbdimm/design/global.h
../verilog/mem/fbdimm/design/fbdimm.v
-v ../verilog/mem/fbdimm/design/fbdimm_clk_gen.v
-v ../verilog/mem/fbdimm/design/amb_top.v
-v ../verilog/mem/fbdimm/design/amb_init.v
-v ../verilog/mem/fbdimm/design/ddr_io.v
-v ../verilog/mem/fbdimm/design/crc.v
-v ../verilog/mem/fbdimm/design/voting_logic.v
-v ../verilog/mem/fbdimm/design/training_sequence_fsm.v
-v ../verilog/mem/fbdimm/design/dtm_training.v
-v ../verilog/mem/fbdimm/design/testing_state_fsm.v
-v ../verilog/mem/fbdimm/design/send_ts0.v
-v ../verilog/mem/fbdimm/design/sb_decode_crc.v
-v ../verilog/mem/fbdimm/design/polling_state_fsm.v
-v ../verilog/mem/fbdimm/design/nb_bit_lane_deskew.v
-v ../verilog/mem/fbdimm/design/nb_encode_crc.v
-v ../verilog/mem/fbdimm/design/nb_crc_error_injector.v
-v ../verilog/mem/fbdimm/design/sb_crc_error_injector.v
-v ../verilog/mem/fbdimm/design/idle_lfsr.v
-v ../verilog/mem/fbdimm/design/alert_lfsr.v
-v ../verilog/mem/fbdimm/design/config_state_fsm.v
-v ../verilog/mem/fbdimm/design/channel_mon.v
-v ../verilog/mem/fbdimm/design/fbdimm_nb_fsr.v
-v ../verilog/mem/fbdimm/design/fbdimm_sb_fsr.v
-v ../verilog/mem/fbdimm/library/delay.v
-v ../verilog/mem/fbdimm/library/library.v
-v ../verilog/mem/fbdimm/library/fifo/fifo.v
-v ../verilog/mem/fbdimm/library/fifo/rptr_empty.v
-v ../verilog/mem/fbdimm/library/fifo/sync_w2r.v
-v ../verilog/mem/fbdimm/library/fifo/fifomem.v
-v ../verilog/mem/fbdimm/library/fifo/sync_r2w.v
-v ../verilog/mem/fbdimm/library/fifo/wptr_full.v