// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: tcu.port.vri
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
#include "tcu_top_defines.vri"
pscan_si; // PIN interface
pscan_so; // PIN interface
efuse_sbc_efa_margin0_rd;
efuse_sbc_efa_margin1_rd;
efuse_sbc_efa_power_down;
core_enable_status_array;
core_running_status_array;
sio_tcu_data__in; // __in: input to vera
sio_tcu_vld__in; // __in: input to vera
// #endif //FC_SCAN_BENCH
tcu_asic_array_wr_inhibit;
tcu_spc0_array_wr_inhibit;
tcu_spc1_array_wr_inhibit;
tcu_spc2_array_wr_inhibit;
tcu_spc3_array_wr_inhibit;
tcu_spc4_array_wr_inhibit;
tcu_spc5_array_wr_inhibit;
tcu_spc6_array_wr_inhibit;
tcu_spc7_array_wr_inhibit;
// WHAT: tcu-rst interface signals and reseting-related signals
rst_tcu_asicflush_stop_req;
tcu_rst_asicflush_stop_ack;
// WHAT: core/bank available/enable
// WHAT: port for tcu_*_clk_stop signals
soc0_clkstop; // SOC0: ccx, efu, ncu, sii, sio
soc0_io_clkstop; // SOC0: db0, db1, efu, mio, ncu, sii, sio
soc1_io_clkstop; // SOC1: mac, rdp, rtx, tds
soc2_io_clkstop; // SOC2: dmu_io
soc3_io_clkstop; // SOC3: peu_io
soc3_clkstop; // SOC3: peu_pc
ccu_clkstop; // special case: ccu
ccu_io_clkstop; // special case: ccu
rst_clkstop; // special case: rst
rst_io_clkstop; // special case: rst
//--- all TCU's tcu_*_clk_stop signals ---
// WHAT: debug event signals from core and SOC to TCU
port TCU_dbg_event_port {
signal_to_disable_checker;