Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / common / coverage / dmu / dmu_cov_ports_binds.vrhpal
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: dmu_cov_ports_binds.vrhpal
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#inc "dmu_cov_inc.pal";
36#ifndef __DMU_PORTS_VRH__
37#define __DMU_PORTS_VRH__
38
39#include <vera_defines.vrh>
40
41////////////////////////////////////////////////////////////////
42// The clock port
43////////////////////////////////////////////////////////////////
44
45// #ifndef FC_COVERAGE
46
47port dmu_clk_port {
48 clk;
49 cmp_diag_done;
50}
51
52port dmu_cov_pio_port {
53 clk;
54 hdr_vld;
55 mmu_vld;
56 data;
57 ack_vld;
58 ack_tag;
59}
60
61bind dmu_cov_pio_port dmu_cov_pio_dw_bind {
62 clk dmu_cov_dmupio.clk;
63 hdr_vld dmu_cov_dmupio.ncu_dmu_pio_hdr_vld;
64 mmu_vld dmu_cov_dmupio.ncu_dmu_mmu_addr_vld;
65 data dmu_cov_dmupio.ncu_dmu_pio_data;
66 ack_vld dmu_cov_dmupio.dmu_ncu_wrack_vld;
67 ack_tag dmu_cov_dmupio.dmu_ncu_wrack_tag;
68}
69
70
71// #endif
72
73
74port dmu_intctl_fsm_port {
75 dmu_intcnt_fsm_state;
76}
77
78bind dmu_intctl_fsm_port dmu_intctl_fsm_bind
79{
80 dmu_intcnt_fsm_state { dmu_int_controller_if.intctl3,
81 dmu_int_controller_if.intctl2,
82 dmu_int_controller_if.intctl1,
83 dmu_int_controller_if.intctl0
84 };
85
86}
87
88
89#endif