Initial commit of OpenSPARC T2 design and verification files.
[OpenSPARC-T2-DV] / verif / env / niu / vera / niu_pio / dmc_util.vr
CommitLineData
86530b38
AT
1// ========== Copyright Header Begin ==========================================
2//
3// OpenSPARC T2 Processor File: dmc_util.vr
4// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
5// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
6//
7// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
8//
9// This program is free software; you can redistribute it and/or modify
10// it under the terms of the GNU General Public License as published by
11// the Free Software Foundation; version 2 of the License.
12//
13// This program is distributed in the hope that it will be useful,
14// but WITHOUT ANY WARRANTY; without even the implied warranty of
15// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16// GNU General Public License for more details.
17//
18// You should have received a copy of the GNU General Public License
19// along with this program; if not, write to the Free Software
20// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21//
22// For the avoidance of doubt, and except that if any non-GPL license
23// choice is available it will apply instead, Sun elects to use only
24// the General Public License version 2 (GPLv2) at this time for any
25// software where a choice of GPL license versions is made
26// available with the language indicating that GPLv2 or any later version
27// may be used, or where a choice of which version of the GPL is applied is
28// otherwise unspecified.
29//
30// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
31// CA 95054 USA or visit www.sun.com if you need additional information or
32// have any questions.
33//
34// ========== Copyright Header End ============================================
35#include <vera_defines.vrh>
36#include "dmc_memory_map.vri"
37#include "pio_driver.vrh"
38#include "niu_mem.vrh"
39extern niu_gen_pio gen_pio_drv;
40extern CSparseMem SparseMem;
41
42
43//inclune "dmc_shadow_class.vrh"
44#include "cMesg.vrh"
45
46extern Mesg be_msg;
47
48class dmc_util_class {
49
50 task new( ) ;
51 task dmc_init ();
52
53}
54
55task dmc_util_class::new( ) { }
56
57
58task dmc_util_class::dmc_init () {
59bit [63:0] read_data;
60integer status;
61integer i;
62bit [63:0] data;
63bit [ 63:0] address;
64
65
66
67
68
69
70 //gen_pio_drv.pio_wr(RXDMA_CFIG1,64'h0000_0000_8000_0000); //b31 DMA-EN
71 //gen_pio_drv.pio_wr(RBR_CFIG_A,64'h00FF_0000_0000_0200); // LEN FF , START ADDR 200
72 ////gen_pio_drv.pio_wr(RBR_CFIG_B,64'h0000_0000_0080_8080); //Set all 3 sizes S,M &L
73 //gen_pio_drv.pio_wr(RBR_CFIG_B,64'h0000_0000_0000_0080); //Set all 3 sizes S,M &L
74 //gen_pio_drv.pio_wr(RX_LOG_PAGE_VLD,64'h0000_0000_0000_0003);// Logical Page0&1 valid
75 //gen_pio_drv.pio_wr(RCRCFIG_A,64'h000F_0000_0000_0040);
76 //gen_pio_drv.pio_wr(TBR_CFIG_A,64'h000F_0000_0000_0080);
77 //gen_pio_drv.pio_wr(RBR_KICK,64'h0000_0000_0000_0128); //KICK 8 buffers
78 gen_pio_drv.pio_wr(RBR_HDH,64'h0000_0000_0000_0200);
79 gen_pio_drv.pio_wr(RBR_HDL,64'h0000_0000_0000_0006);
80 //gen_pio_drv.pio_wr(RCR_CFIG_A,64'h00FF_0000_0004_0000); // LEN FF , START ADDR 200
81
82
83
84 be_msg.print(e_mesg_info, "dmc_init", "dmc_pio_class","DMC INIT DONE\n");
85
86
87}