Commit | Line | Data |
---|---|---|
86530b38 AT |
1 | // ========== Copyright Header Begin ========================================== |
2 | // | |
3 | // OpenSPARC T2 Processor File: ccu_defines.vri | |
4 | // Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved | |
5 | // 4150 Network Circle, Santa Clara, California 95054, U.S.A. | |
6 | // | |
7 | // * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
8 | // | |
9 | // This program is free software; you can redistribute it and/or modify | |
10 | // it under the terms of the GNU General Public License as published by | |
11 | // the Free Software Foundation; version 2 of the License. | |
12 | // | |
13 | // This program is distributed in the hope that it will be useful, | |
14 | // but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | // GNU General Public License for more details. | |
17 | // | |
18 | // You should have received a copy of the GNU General Public License | |
19 | // along with this program; if not, write to the Free Software | |
20 | // Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | // | |
22 | // For the avoidance of doubt, and except that if any non-GPL license | |
23 | // choice is available it will apply instead, Sun elects to use only | |
24 | // the General Public License version 2 (GPLv2) at this time for any | |
25 | // software where a choice of GPL license versions is made | |
26 | // available with the language indicating that GPLv2 or any later version | |
27 | // may be used, or where a choice of which version of the GPL is applied is | |
28 | // otherwise unspecified. | |
29 | // | |
30 | // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
31 | // CA 95054 USA or visit www.sun.com if you need additional information or | |
32 | // have any questions. | |
33 | // | |
34 | // ========== Copyright Header End ============================================ | |
35 | #ifndef INC_CCU_DEFINES_VRI | |
36 | #define INC_CCU_DEFINES_VRI | |
37 | ||
38 | //------CCU CSRs ------- | |
39 | #define CCU__PLL_CTL 40'h83_0000_0000 // CSR's addr | |
40 | #define CCU__PLL_CTL__INIT_VALUE 64'h01_0020_11c1 // change=1, D4=8 or 4.0, D3=1, D2=7, D1=1 | |
41 | #define CCU__PLL_CTL__WRITABLE_MASK 64'h0000_001f_ffff_ffff // 36:0] are writable | |
42 | #define CCU__PLL_CTL__PLL_DIV1__POS 0 | |
43 | #define CCU__PLL_CTL__PLL_DIV1__SIZE 6 | |
44 | #define CCU__PLL_CTL__PLL_DIV1__MSB 5 | |
45 | #define CCU__PLL_CTL__PLL_DIV2__POS 6 | |
46 | #define CCU__PLL_CTL__PLL_DIV2__SIZE 6 | |
47 | #define CCU__PLL_CTL__PLL_DIV2__MSB 11 | |
48 | #define CCU__PLL_CTL__PLL_DIV3__POS 12 | |
49 | #define CCU__PLL_CTL__PLL_DIV3__SIZE 6 | |
50 | #define CCU__PLL_CTL__PLL_DIV3__MSB 17 | |
51 | #define CCU__PLL_CTL__PLL_DIV4__POS 18 | |
52 | #define CCU__PLL_CTL__PLL_DIV4__SIZE 7 | |
53 | #define CCU__PLL_CTL__PLL_DIV4__MSB 24 | |
54 | #define CCU__PLL_CTL__ST_PHASE_HI__POS 25 | |
55 | #define CCU__PLL_CTL__ST_DELAY_CMP__POS 26 | |
56 | #define CCU__PLL_CTL__ST_DELAY_CMP__SIZE 2 | |
57 | #define CCU__PLL_CTL__ST_DELAY_CMP__MSB 27 | |
58 | #define CCU__PLL_CTL__SERDES_DTM1__POS 28 | |
59 | #define CCU__PLL_CTL__SERDES_DTM2__POS 29 | |
60 | #define CCU__PLL_CTL__ALIGN_SHIFT__POS 30 | |
61 | #define CCU__PLL_CTL__ALIGN_SHIFT__SIZE 2 | |
62 | #define CCU__PLL_CTL__ALIGN_SHIFT__MSB 31 | |
63 | #define CCU__PLL_CTL__CHANGE__POS 32 | |
64 | #define CCU__PLL_CTL__PLL_CHAR_IN__POS 33 | |
65 | #define CCU__PLL_CTL__ST_DELAY_DR__POS 34 | |
66 | #define CCU__PLL_CTL__ST_DELAY_DR__SIZE 2 | |
67 | #define CCU__PLL_CTL__ST_DELAY_DR__MSB 35 | |
68 | #define CCU__PLL_CTL__PLL_CLAMP_FLTR__POS 36 | |
69 | ||
70 | ||
71 | #define CCU__RNG_CTL 40'h83_0000_0020 // CSR's addr | |
72 | #define CCU__RNG_CTL__INIT_VALUE 64'h00_7c0f | |
73 | #define CCU__RNG_CTL__WRITABLE_MASK 64'h0000_0000_01ff_ffff // [24:0] are writable | |
74 | #define CCU__RNG_CTL__RNG_CTL1__POS 0 | |
75 | #define CCU__RNG_CTL__RNG_CTL2__POS 1 | |
76 | #define CCU__RNG_CTL__RNG_CTL3__POS 2 | |
77 | #define CCU__RNG_CTL__RNG_CTL4__POS 3 | |
78 | #define CCU__RNG_CTL__RNG_ANLG_SEL__POS 4 | |
79 | #define CCU__RNG_CTL__RNG_ANLG_SEL__SIZE 2 | |
80 | #define CCU__RNG_CTL__RNG_ANLG_SEL__MSB 5 | |
81 | #define CCU__RNG_CTL__RNG_VCOCTRL_SEL__POS 6 | |
82 | #define CCU__RNG_CTL__RNG_VCOCTRL_SEL__SIZE 2 | |
83 | #define CCU__RNG_CTL__RNG_VCOCTRL_SEL__MSB 7 | |
84 | #define CCU__RNG_CTL__RNG_BYPASS__POS 8 | |
85 | #define CCU__RNG_CTL__RNG_WAIT_CNT__POS 9 | |
86 | #define CCU__RNG_CTL__RNG_WAIT_CNT__SIZE 16 | |
87 | #define CCU__RNG_CTL__RNG_WAIT_CNT__MSB 24 | |
88 | ||
89 | #define CCU__RNG_DATA 40'h83_0000_0030 // CSR's addr | |
90 | ||
91 | //---encoding of tcu_ccu_mux_sel --- | |
92 | #define CCU__PLL_MUX_SEL__PLL_CLK 2'b00 | |
93 | #define CCU__PLL_MUX_SEL__STRETCH_CLK 2'b01 | |
94 | #define CCU__PLL_MUX_SEL__EXT_CLK 2'b10 | |
95 | #define CCU__PLL_MUX_SEL__BYPASS_CLK 2'b11 | |
96 | ||
97 | #endif |