// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: tds_l2l1clk_io.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
///////////////////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////
// following two pin remove in I6.1
// **************************
// **************************
output l1clk; // assume we do not need aclk, bclk outputs
output iol2clk; // direct clock source to memory
output aclk; // buffered version of aclk
output bclk; // buffered version of bclk
output scan_out; // unused as of today - feb 10, 05
output pce_ov; // pce override to l1 header
output wmr_protect; // warm reset protect
output wmr_; // warm reset (active low)
output por_; // power-on-reset
output cmp_slow_sync_en; // cmp->slow clk sync pulse
output slow_cmp_sync_en; // slow->cmp clk sync pulse
// ctrl in (for pipelining)
// input ccu_cmp_slow_sync_en;
// input ccu_slow_cmp_sync_en;
// ctrl in (for clock gen)
input tcu_div_bypass; // bypasses clk divider to mux in ext clk
input ccu_div_ph; // phase signal from ccu (div/4 or div/2)
input cluster_div_en; // if enabled, l2clk is divided down
input gclk; // global clk - this is either cmp or dr
// input clk_ext; // external clk muxed in for ioclk bypass
input scan_en; // unused as of today - feb 10, 05
input scan_in; // unused as of today - feb 10, 05
// **************************
// **************************
// wire ccu_cmp_slow_sync_en;
// wire ccu_slow_cmp_sync_en;
// **************************
// **************************
clkgen_tds_io clkgen_tds_io (
.array_wr_inhibit(array_wr_inhibit),
.tcu_atpg_mode(tcu_atpg_mode),
.tcu_wr_inhibit(tcu_wr_inhibit),
.wmr_protect(wmr_protect),
.cmp_slow_sync_en(cmp_slow_sync_en),
.slow_cmp_sync_en(slow_cmp_sync_en),
.tcu_clk_stop(tcu_clk_stop),
.rst_wmr_protect(rst_wmr_protect),
// This pin will ground internal in the I5.3 release
.ccu_cmp_slow_sync_en(1'b0),
.ccu_slow_cmp_sync_en(1'b0),
.tcu_div_bypass(tcu_div_bypass),
.cluster_div_en(cluster_div_en),
.cluster_arst_l(cluster_arst_l),
// following two pins remove in I6.1
// .ccu_serdes_dtm(ccu_serdes_dtm),
cl_a1_l1hdr_8x tds_l1clk_1 ( .l2clk(iol2clk), .se(scan_en), .pce(1'b1),
.pce_ov(pce_ov), .stop(1'b0), .l1clk(l1clk) );