* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: tso_n1_prod_cons5.s
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
#define spinlock_addr_reg %o0
#define database_addr_reg %i0
#define aliased_base_reg %o2
#define global_cnt_reg %o5
setx database_address, tmp1, database_addr_reg
add database_addr_reg, 0x40, spinlock_addr_reg
setx aliased_area, tmp1, aliased_base_reg
set ITERATIONS, global_cnt_reg
! Some of the threads are producers, some are consumers
! A pair of producer and consumer has the same ID.
!=====================================================
add %g0, 0x8, my_id_reg ! this is my ID address
!======================================================
ld [spinlock_addr_reg + my_id_reg], test_reg ! try to acquire lock
tst test_reg ! did we get it?
!======================================================
ld [spinlock_addr_reg + my_id_reg], test_reg ! try to acquire lock
ld [database_addr_reg + my_id_reg], tmp3 ! load data
sub test_reg, 0x55, tmp1 ! code to end the test
be good_end ! end the test
sub test_reg, 0x1, tmp1 ! check for new data
brz tmp1, consumer_gotlock
!=======================================================
! kick out the line from L2 (if L2 and L1 direct mapped)
ld [aliased_base_reg], tmp1
mov 0x1, tmp1 ! prepare flag ready
st tmp2, [database_addr_reg + my_id_reg] ! store data
st tmp1, [spinlock_addr_reg + my_id_reg] ! store flag ready
st tmp1, [spinlock_addr_reg + my_id_reg] ! finish the test
!========================================================
st %g0, [database_addr_reg + my_id_reg] ! clean data
st %g0, [spinlock_addr_reg + my_id_reg] ! consumer ready
!==========================
SECTION .MY_DATA0 DATA_VA=0xd0100000
PA= ra2pa(0x1d0100000,0),
part_0_ctx_nonzero_tsb_config_0,
TTE_G=1, TTE_Context=0x44, TTE_V=1, TTE_Size=0, TTE_NFO=0,
TTE_IE=0, TTE_Soft2=0, TTE_Diag=0, TTE_Soft=0,
TTE_L=0, TTE_CP=1, TTE_CV=0, TTE_E=0, TTE_P=0, TTE_W=1
SECTION .MY_DATA1 DATA_VA=0xd1110000
PA= ra2pa(0x1d1110000,0),
part_0_ctx_nonzero_tsb_config_1,
TTE_G=1, TTE_Context=0x44, TTE_V=1, TTE_Size=0, TTE_NFO=0,
TTE_IE=0, TTE_Soft2=0, TTE_Diag=0, TTE_Soft=0,
TTE_L=0, TTE_CP=1, TTE_CV=0, TTE_E=0, TTE_P=0, TTE_W=1