verif/env/common/verilog/monitors/fsrserdes_l0mon.v

// ========== Copyright Header Begin ==========================================
//
// OpenSPARC T2 Processor File: fsrserdes_l0mon.v
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
//
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
//
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
//
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// have any questions.
//
// ========== Copyright Header End ============================================
`timescale 1ps/1ps

module fsrserdes_l0mon ();

reg enabled;
reg serdes_mon;
reg mcu0_l0_d;
reg mcu1_l0_d;
reg mcu2_l0_d;
reg mcu3_l0_d;
initial
begin
  enabled = 1'b1;
  serdes_mon = 1'b1;
  if ($test$plusargs("fsrserdes_l0mon_disable")) begin
    serdes_mon = 1'b0;
    enabled = 1'b0;
  end
end

wire flush_reset_complete = `TOP.flush_reset_complete;

always @ (flush_reset_complete)
begin
  if (flush_reset_complete == 1'b0)
    enabled = 1'b0;

  if ((flush_reset_complete == 1'b1) && serdes_mon)
    enabled = 1'b1;
end
//--------------------------------------------------------------------------------------
wire mcu0_l0link = (`CPU.mcu0.fbdic.fbdic_fbd_state[2:0] == 3'h6);
wire mcu1_l0link = (`CPU.mcu1.fbdic.fbdic_fbd_state[2:0] == 3'h6);
wire mcu2_l0link = (`CPU.mcu2.fbdic.fbdic_fbd_state[2:0] == 3'h6);
wire mcu3_l0link = (`CPU.mcu3.fbdic.fbdic_fbd_state[2:0] == 3'h6);

wire mcu0_l0_ltoh = mcu0_l0link & ~mcu0_l0_d;
wire mcu0_l0_htol = ~mcu0_l0link & mcu0_l0_d;

wire mcu1_l0_ltoh = mcu1_l0link & ~mcu1_l0_d;
wire mcu1_l0_htol = ~mcu1_l0link & mcu1_l0_d;

wire mcu2_l0_ltoh = mcu2_l0link & ~mcu2_l0_d;
wire mcu2_l0_htol = ~mcu2_l0link & mcu2_l0_d;

wire mcu3_l0_ltoh = mcu3_l0link & ~mcu3_l0_d;
wire mcu3_l0_htol = ~mcu3_l0link & mcu3_l0_d;

always @(posedge (`CPU.mcu0.fbdic.l1clk & enabled))
begin
   mcu0_l0_d <= mcu0_l0link;
   mcu1_l0_d <= mcu1_l0link;
   mcu2_l0_d <= mcu2_l0link;
   mcu3_l0_d <= mcu3_l0link;

   if (mcu0_l0_ltoh)
      `PR_NORMAL("mcu0_l0mon", `NORMAL, "MCU0 L0 LINK is up" );
   if (mcu1_l0_ltoh)
      `PR_NORMAL("mcu1_l0mon", `NORMAL, "MCU1 L0 LINK is up" );
   if (mcu2_l0_ltoh)
      `PR_NORMAL("mcu2_l0mon", `NORMAL, "MCU2 L0 LINK is up" );
   if (mcu3_l0_ltoh)
      `PR_NORMAL("mcu3_l0mon", `NORMAL, "MCU3 L0 LINK is up" );

   if (mcu0_l0_htol)
      `PR_INFO("mcu0_l0mon", `INFO, "MCU0 L0 LINK HAS LOST SYNC");
   if (mcu1_l0_htol)
      `PR_INFO("mcu1_l0mon", `INFO, "MCU1 L0 LINK HAS LOST SYNC");
   if (mcu2_l0_htol)
      `PR_INFO("mcu2_l0mon", `INFO, "MCU2 L0 LINK HAS LOST SYNC");
   if (mcu3_l0_htol)
      `PR_INFO("mcu3_l0mon", `INFO, "MCU3 L0 LINK HAS LOST SYNC");
end

//if (`TOP.info===1'b1) $dispmon("NCU_MON", `INFO," NIU->NCU::   TYPE %0h; THR_ID %0h; PA = %0h; DATA = %0h;",  i2c_pkt[3:0], i2c_pkt[9:4], i2c_pkt[54:15], i2c_pkt[127:64] );
//`CPU.peu.l2t_etp_link

endmodule