Commit | Line | Data |
---|---|---|
920dae64 AT |
1 | <!-- interpreter=xml2reg args='-t' --> |
2 | <register_list> | |
3 | <register name="SOC_PENDING_ERROR_STATUS_REG (SOC_PENDING_ERROR_STATUS_REG)"> | |
4 | <class_name>N2_SocPendingErrStatusReg</class_name> | |
5 | <submodule>N2</submodule> | |
6 | <comment> | |
7 | SOC Pending Error Status Register. This register contains the state of | |
8 | the SOC_ERROR_STATUS_REG when the disrupting trap was generated as a | |
9 | result of an SOC error logged that had its corresponding bit set in | |
10 | teh SOC_ERROR_INTERRUPT_ENABLE_REG. The valid bit of this register | |
11 | prevent further disrupting traps from being generated by the SOC. | |
12 | This register is not cleared on warm reset so | |
13 | software can examine its contents after a warm reset. TABLE | |
14 | 12-55 shows the format of the SOC Pending Error Status Register. TABLE 12-55 | |
15 | SOC Pending Error Status Register - SOC_PENDING_ERROR_STATUS_REG (0x80-0000-3028) | |
16 | </comment> | |
17 | <inherits>n2/lib/ras/xml/N2_SocErrorReg.xml</inherits> | |
18 | <base_address>0x8000003028ULL</base_address> | |
19 | <count>1</count> | |
20 | <stride>8</stride> | |
21 | <priv>yes</priv> | |
22 | <field name="V"> | |
23 | <start_offset>63</start_offset> | |
24 | <end_offset>63</end_offset> | |
25 | <initial_value>0</initial_value> | |
26 | <protection>RW</protection> | |
27 | <field_type>NORMAL</field_type> | |
28 | <comment> | |
29 | Multiple uncorrected errors, one or more uncorrected errors were not logged. | |
30 | </comment> | |
31 | <format type="hex"/> | |
32 | </field> | |
33 | </register> | |
34 | </register_list> |