\ ========== Copyright Header Begin ==========================================
\ Hypervisor Software File: pcibridg.fth
\ Copyright (c) 2006 Sun Microsystems, Inc. All Rights Reserved.
\ - Do no alter or remove copyright notices
\ - Redistribution and use of this software in source and binary forms, with
\ or without modification, are permitted provided that the following
\ - Redistribution of source code must retain the above copyright notice,
\ this list of conditions and the following disclaimer.
\ - Redistribution in binary form must reproduce the above copyright notice,
\ this list of conditions and the following disclaimer in the
\ documentation and/or other materials provided with the distribution.
\ Neither the name of Sun Microsystems, Inc. or the names of contributors
\ may be used to endorse or promote products derived from this software
\ without specific prior written permission.
\ This software is provided "AS IS," without a warranty of any kind.
\ ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND WARRANTIES,
\ INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A
\ PARTICULAR PURPOSE OR NON-INFRINGEMENT, ARE HEREBY EXCLUDED. SUN
\ MICROSYSTEMS, INC. ("SUN") AND ITS LICENSORS SHALL NOT BE LIABLE FOR
\ ANY DAMAGES SUFFERED BY LICENSEE AS A RESULT OF USING, MODIFYING OR
\ DISTRIBUTING THIS SOFTWARE OR ITS DERIVATIVES. IN NO EVENT WILL SUN
\ OR ITS LICENSORS BE LIABLE FOR ANY LOST REVENUE, PROFIT OR DATA, OR
\ FOR DIRECT, INDIRECT, SPECIAL, CONSEQUENTIAL, INCIDENTAL OR PUNITIVE
\ DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY,
\ ARISING OUT OF THE USE OF OR INABILITY TO USE THIS SOFTWARE, EVEN IF
\ SUN HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
\ You acknowledge that this software is not designed, licensed or
\ intended for use in the design, construction, operation or maintenance of
\ ========== Copyright Header End ============================================
id: @(#)pcibridg.fth 1.39 07/03/08 15:49:36
purpose: PCI bridge probe code
copyright: Copyright 2007 Sun Microsystems, Inc. All rights reserved
copyright: Use is subject to license terms.
\ These are 64 bit arithmetic operation needed to support
\ pci 64 bit memory address handling on the data stack.
\ Compare two 64 bit number and determine if they are not equal
: x<> ( x1 x2 -- ne? ) xlsplit rot xlsplit rot <> -rot <> or ;
\ Find out if the 64 bit number is non-zero
: x0<> ( x -- 0<>? ) 0 x<> ;
\ Conditional dup of 64 bit number on the stack
: ?xdup ( x -- ?? ) dup x0<> if dup then ;
fload ${BP}/dev/pci-bridge/dec21152/config.fth
fload ${BP}/dev/pci/compatible.fth
fload ${BP}/dev/pci-bridge/pcinode.fth
: make-physical-slot#-prop ( -- )
\ Check if the device is a PCI Express device.
pcie-capability-regs ?dup if ( pointer| )
\ Check if the device is a Root Port or Downstream Port
dup 2 + my-w@ dup 4 >> h# f and ( pointer capabilities type )
dup 6 = swap 4 = or if ( pointer capabilities )
\ Check if the device implements a slot
1 8 << and if ( pointer )
\ If so, extract the physical slot number
h# 14 + my-l@ d# 19 >> ( slot-num )
encode-int ( propaddr,len )
" physical-slot#" property ( )
else ( pointer capabilities )
0 0 my-space encode-phys 0 encode-int encode+ 0 encode-int encode+
: valid-prefetch-range? ( -- flag ) h# 28 my-l@ h# ffffffff = h# 2c my-l@ 0= or not ;
: prefetch-limit! ( limit -- ) xlsplit h# 2c my-l! d# 20 >> 4 << 1 or h# 26 my-w! ;
: prefetch-base! ( base -- ) xlsplit h# 28 my-l! d# 20 >> 4 << 1 or h# 24 my-w! ;
: prefetch-limit@ ( -- limit ) h# 26 my-w@ h# f or h# ffff swap wljoin h# 2c my-l@ lxjoin ;
: prefetch-base@ ( -- base ) h# 24 my-w@ h# f invert and d# 16 << h# 28 my-l@ lxjoin ;
\ Bits [3:0] of prefetchable memory base register is 1 if MEM64 is supported
: support-prefetchable? ( -- flag ) h# 24 my-w@ h# f and 1 = ;
: prefetch-ranges-off ( -- )
\ Turn off prefetchable memory forwarding range
h# 0000ffff h# 24 my-l! \ Prefetchable Limit,Base
h# ffffffff h# 28 my-l! \ Prefetchable Base upper 32 bits
h# 0 h# 2c my-l! \ Prefetchable Limit upper 32 bits
: set-bases ( mem-base mem64-base io-base -- )
cr ." Bridge Base Addresses : "
rot cr ." mem-base : " u.
swap cr ." mem64-base : " u.
[then] ( mem-base mem64-base io-base )
\ Set I/O forwarding base
lwsplit h# 30 my-w! wbsplit h# 1c my-b! drop ( mem-base mem64-base )
\ Set prefetchable memory forwarding base (use mem64, so [63:32] cannot be zero)
dup x0<> if ( mem-base mem64-base )
prefetch-base! ( mem-base )
drop prefetch-ranges-off ( mem-base )
\ Set non-prefetchable memory forwarding base
lwsplit h# 20 my-w! drop ( )
: set-limits ( mem-limit+1 mem64-limit+1 io-limit+1 -- )
cr ." Bridge Limit Addresses : "
rot cr ." mem-limit : " u.
swap cr ." mem64-limit : " u.
[then] ( mem-limit+1 mem64-limit+1 io-limit+1 )
\ Set I/O forwarding limit
1- lwsplit h# 32 my-w! wbsplit h# 1d my-b! \ Write I/O Limit
then ( mem-limit+1 mem64-limit+1 )
\ Set prefetchable memory forwarding limit (use mem64, so [63:32] cannot be zero)
\ Also make sure prefetch-base is not same as prefetch-limit value.
dup x0<> over prefetch-base@ x<> and if ( mem-limit+1 mem64-limit+1 )
1- prefetch-limit! ( mem32-limit+1 )
drop prefetch-ranges-off ( mem32-limit+1 )
\ Set non-prefetchable memory forwarding range
?dup if 1- lwsplit h# 22 my-w! drop then ( )
: restore-limits ( mem-limit+1 mem64-limit+1 io-limit+1 -- )
\ Set I/O forwarding limit
1- lwsplit h# 32 my-w! wbsplit h# 1d my-b! \ Write I/O Limit
\ If the I/O limit is zero, set base and limit registers to
0 h# 1d my-b! 10 h# 1c my-b!
then ( mem-limit+1 mem64-limit+1 )
\ Set prefetchable memory forwarding limit (use mem64, so [63:32] cannot be zero)
\ Also make sure prefetch-base is not same as prefetch-limit value.
dup x0<> over prefetch-base@ x<> and if ( mem-limit+1 mem64-limit+1 )
1- prefetch-limit! ( mem-limit+1 )
drop prefetch-ranges-off ( mem-limit+1 )
\ Set non-prefetchable memory forwarding range
\ To disable forwarding we hardcode a negative range... same as Windows
\ NOTE: this is a change from the legacy algorithm (setting limit = base-1)
\ due to problems seen on the PLX 8532 switch.
\ See CR 6397497 for more details.
h# 20 my-w@ d# 16 << ( limit+1 base )
drop \ base >= limit --> disable memory forwarding
h# fff0 h# 20 my-w! \ set base = large (both bytes > limit)
0 h# 22 my-w! \ set limit = 0
1- d# 16 >> h# 22 my-w! \ base < limit --> enable memory forwarding
fload ${BP}/dev/pci-bridge/range.fth
\ Create the ranges property needed by hot-plug. Derive information
\ directly from config-space, to ensure property reflects what the
\ chip actually responds to.
: io.lo,hi-join ( iox.lo iox.hi -- iox )
d# 16 lshift swap ( hi' lo )
h# f0 and d# 8 lshift ( hi' lo' )
: encode-io-range ( propaddr,len -- propaddr,len' )
\ Fetch io-base and limits (split across two BARs)
h# 30 my-l@ lwsplit ( propaddr,len type iob.hi iol.hi )
h# 1c my-w@ wbsplit ( propaddr,len type iob.hi iol.hi iob.lo iol.lo )
rot io.lo,hi-join ( propaddr,len type iob.hi iob.lo iolimit' )
h# 1000 + ( propaddr,len type iob.hi iob.lo iolimit )
-rot swap io.lo,hi-join ( propaddr,len type iolimit iobase )
tuck - ( propaddr,len type iobase iosize )
encode-range ( propaddr,len' )
: encode-mem-range ( propaddr,len -- propaddr,len' )
\ Fetch memory base and limit. Single BAR.
h# 20 my-l@ lwsplit ( propaddr,len type memb.hi meml.hi )
d# 16 lshift h# 10.0000 + ( propaddr,len type memb.hi memlimit )
swap d# 16 lshift ( propaddr,len type memlimit membase )
tuck - ( propaddr,len type membase memsize )
encode-range ( propaddr,len )
: encode-mem64-range ( propaddr,len -- propaddr,len' )
h# 43 ( propaddr,len type )
\ Fetch prefetchable memory base and limit (split across two BARs).
prefetch-base@ ( propaddr,len type mem64base )
prefetch-limit@ ( propaddr,len type mem64base mem64limit )
?dup if ( propaddr,len type mem64base mem64limit )
1+ over - ( propaddr,len type mem64base mem64size )
encode-range ( propaddr,len )
else ( propaddr,len type mem64base )
0 0 encode-bytes ( propaddr,len )
encode-io-range ( propaddr,len' )
encode-mem-range ( propaddr,len'' )
encode-mem64-range ( propaddr,len''' )
?dup if " ranges" property else drop then
: "hotplug-capable" ( -- $adr,len ) " hotplug-capable" ;
false value hotplug-capable?
: hotplug-capable-prop ( -- )
0 0 "hotplug-capable" property
\ Generate the common parameters for,
\ and make the call to, allocate-bus#
: allocate-bridge-resources ( acquire? -- . . . . . . . )
( .. -- mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# )
h# 10.0000 0 h# 1000.0000 0 h# 1000 0 allocate-bus#
fload ${BP}/dev/pci-bridge/hotplugalloc.fth
\ This is renamed from claim-pci-resource to (claim-pci-resource.
\ Acquire the maximum amount of memory and IO address space for
\ this bridge, in advance of probing it. For a "normal" bridge,
\ i.e., one that is not hotplug-capable, we need only claim one
\ For a hotplug-capable bridge, we need to claim a large number
\ of subordinate busses: a generous enough allotment to cover
\ all conceivable hotplug needs, but not so many as to interfere
\ with expansion by devices already attached; let's say, half
\ the possible range, less one for our own.
\ Secondary Bus# is returned as a side-effect.
: (claim-pci-resource ( -- mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# )
h# 7f allocate-bridge-resources ( . . . . . . bus# )
1 allocate-bridge-resources ( . . . . . . bus# )
\ This routine calls the legacy allocation routine
\ "(claim-pci-resource" or the newer hotplug enabled allocation
\ routine "hp-claim-pci-resource" based on the presence or absence of
\ the two slot count properties,
\ "level1-hotplug-slot-count"
\ "level2-hotplug-slot-count"
\ in the host bridge node.
: claim-pci-resource ( -- mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# )
slot-count-inherited-property? dup is preallocation-scheme?
hp-claim-pci-resource ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# )
\ This platform implements legacy allocation scheme.
(claim-pci-resource ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# )
\ Initialize the Primary Bus# reg
: init-primary-bus# ( -- )
my-space d# 16 rshift h# ff and
h# 18 my-b! \ Primary bus#
\ Assign the Secondary Bus# that was returned by
\ the claim-pci-resource function;
\ Clean up the stack before returning.
: init-secondary-bus# ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# -- .... )
( . . . . . . . -- mem-lo mem64-lo io-lo mem-hi mem64-hi io-hi )
h# 19 my-b! \ Write to Secondary Bus# reg
( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi )
drop 3 roll drop ( mem-lo mem64-lo io-lo mem-hi mem64-hi io-hi )
\ Set the subordinate bus number to ff in order to pass through any
\ type 1 cycle with a bus number higher than the secondary bus#
: init-subordinate-bus# ( -- )
\ Clean up the resources of the bridge, but leave the full allocation.
\ Reduce the subordinate bus# to the maximum bus number of any of our
\ children, but keep memory and IO forwarding limits as pre-configured.
: retain-pci-resource ( -- )
\ Params for allocate-bus# are ( n m-aln m-sz m64-aln m64-sz io-aln io-sz )
0 \ Release (rather than acquire) resources.
0 -1 \ Mem-alignment irrelevant, non-zero mem-size
0 -1 \ Mem64-alignment irrelevant, non-zero mem64-size
0 -1 \ I/O-alignment irrelevant, non-zero i/o-size
allocate-bus# ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# )
\ Subordinate Bus Number register:
h# 1a my-b! ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi )
\ Reduce the subordinate bus# to the maximum bus number of any
\ of our children, and the memory and IO forwarding limits to
\ the limits of the address space actually allocated. ...
: (free-unused-pci-resource) ( -- )
0 allocate-bridge-resources
h# 1a my-b! ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi )
drop ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi )
restore-limits 3drop drop ( )
\ Unless this bridge supports hotplug, in which case we want
\ to leave it with a full allocation.
: free-unused-pci-resource ( -- )
(hp-free-unused-pci-resource)
(free-unused-pci-resource)
: clear-status-bits ( -- )
: clear-pcie-errors ( -- )
pci-express? 0= if exit then
aer-capability-regs ?dup if
get-port-type dup >r 7 = r@ 8 = or if \ bridges have secondary errors
-1 over h# 2c + my-l! \ secondary UEs
-1 over h# 34 + my-l! \ secondary CEs
r> h# c and if \ Switches and bridges have primary errors
-1 swap h# 10 + my-l! \ CEs
pcie-capability-regs h# a + dup \ Clear all errors in
my-w@ h# f or swap my-w! \ pci-express device status
\ Disable memory, IO, and bus mastership;
\ leave everything else as is.
: disable-mem,io&bus-mastr ( -- )
4 my-w@ h# fff8 and 4 my-w! ( )
\ Enable memory, IO, and bus mastership
: enable-mem,io&bus-mastr ( -- )
\ XXX should we enable parity, SERR#, fast back-to-back, and addr. stepping?
\ In case of pci-express bridge, disable INTx ( bit 10 ) before solaris boot
\ to get rid of storm of INTx assertions from the numberous virtual pci-pci bridges.
pci-express? if h# 407 else 7 then ( value enable-mask )
\ The IBM bridge is somewhat funny
: ?ibm-bridge-hack ( -- )
0 my-l@ h# 221014 = if h# 22 h# 3e my-b! then
\ This intel bridge requires certain performance bits be set
: ?intel-restream-enable ( -- )
0 my-l@ dup h# 3408086 = swap h# 3418086 = or if
h# 174 my-l@ h# 40 invert and h# 174 my-l!
" 0,1,2,3,4,5,6,7,8,9,a,b,c,d,e,f,10,11,12,13,14,15,16,17,18,19,1a,1b,1c,1d,1e,1f" ( $ )
pcie-capability-regs 2+ my-w@ 4 rshift h# f and h# 6 = if
" my-probe-list" get-my-property 0= if ( probelist$ prop$ )
2swap 2drop decode-string 2swap 2drop ( probelist$ )
then prober-xt execute ( )
: create-bus-range ( -- )
my-bus# encode-int h# 1a my-b@ encode-int encode+
\ Paranoia, perhaps justified
: disable-children ( -- )
my-bus# d# 16 lshift 4 + ( space+reg-template )
h# 1.0000 bounds do \ For all the children 0-1f
h# 800 0 do \ For each function
0 j i + config-w! \ Clear command register
h# 100 +loop \ Next function
h# 800 +loop \ Next device
[else] \ It IS StarCat-XMITS
\ Special section for XMITS builtin subordinate bridge
: get-parent-int-prop? ( $adr,len -- n true | false )
my-parent is my-self \ And I'm my own grandpa...
get-my-property ( xdr,len false | true )
else decode-int true 2swap 2drop
\ The earlier self-styled "Paranoia, perhaps justified" has become
\ an issue for certain devices (in particular, the "Golden I/O-SRam"
\ on the subsidiary bridge of XMITS) that need to remain enabled.
\ To get around that, we are unilaterally inventing a private
\ interface: an integer-valued property, named don't-disable ,
\ whose value is a bit-mask with the semantics that, if bit N is
\ set, that is an indication not to disable the descendant device
\ If the property is absent, then all descendant devices get disabled,
\ rendering the interface completely backwards compatible.
: "don't-disable" ( -- $addr,len ) " don't-disable" ;
\ Return the mask of descendant devices *TO* disable.
\ This will be the inverse of the don't-disable integer
\ mask value, or -1 if the property was not found.
: get-disable-mask ( -- mask)
"don't-disable" get-parent-int-prop? if
\ Paranoia, perhaps justified, rev 2
: disable-children ( -- )
get-disable-mask ( mask )
my-bus# d# 16 lshift 4 + ( mask space+reg-template )
h# 1.0000 bounds do ( mask )
h# 800 0 do \ For each function
0 j i + config-w! \ Clear command register
h# 100 +loop \ Next function
\ END Special section for StarCat-XMITS builtin subordinate bridge
\ NEC bridge earlier than rev 4.4 have a bug that if Upper Limit
\ register is programmed to non-zero value, it generates a master
\ abort as soon as we touch the FCode PROM of LSI1064 device.
\ This problem has been fixed in NEC bridge rev 4.4 and later
\ The workaround it not to touch the FCode PROM on LSI1064 if
\ earlier revision of NEC bridge is detected.
\ NEC 4.4 chip revision=6, NEC 4.3, chip revision=5
[ifdef] NEC-master-abort-wa
: "nec-brg-pre-v4.4" ( -- str,len ) " nec-brg-pre-v4.4" ;
\ Detect if it is older revision of NEC bridge
: old-nec-brg? ( -- flag )
vid,did h# 125 = swap h# 1033 = and ( nec-brg? )
\ If older revision NEC bridge is detected, populate a
\ temporary property that will be deleted later
0 0 encode-bytes "nec-brg-pre-v4.4" property
\ Remove the temporary property
: cleanup-old-nec-brg-wa ( -- )
"nec-brg-pre-v4.4" get-my-property 0= if
2drop "nec-brg-pre-v4.4" delete-property
\ Initialize a bridge from scratch...
: setup-generic-bridge ( -- )
\ Turn off memory and I/O response and bus mastership while setting up
init-primary-bus# ( ) \ Primary bus#
claim-pci-resource ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# )
init-secondary-bus# ( mem-lo mem64-lo io-lo mem-hi mem64-hi io-hi )
init-subordinate-bus# ( mem-lo mem64-lo io-lo mem-hi mem64-hi io-hi )
disable-children ( mem-lo mem64-lo io-lo mem-hi mem64-hi io-hi )
\ Initially set the limits to encompassing the rest of the address space
set-limits ( mem-lo mem64-lo io-lo )
enable-mem,io&bus-mastr ( )
?intel-restream-enable ( )
[ifdef] NEC-master-abort-wa
\ XXX set cache line size in the register at 0c
\ XXX latency timer in the register at 0d
\ XXX set secondary latency timer in the register at 1b
[ifdef] NEC-master-abort-wa
cleanup-old-nec-brg-wa ( )
free-unused-pci-resource ( )
\ The following code is specific to the StarCat XMITS I/O board,
\ which has a PCI-Bridge on one of its leaves, with several
\ built-in devices and a slot below it.
\ The code to support those devices and the slot has to be invoked
\ from the PCI-Bridge creation because this is where those devices
\ Create the slot-names property for the builtin
\ subsidiary pci-bridge on StarCat XMITS
: create-xmits-bridge-slot-names ( -- )
\ ||+---> dev-sel 1 plugin slot <--------
\ |||+---> dev-sel 0 onboard PBM
b# 0010 \ Mask of implemented slots
" C5V0" \ Leaf B Port-ID 0
encode-string encode+ \ Slot 1 Label
\ Probe the SBBC first; claim its pre-configured addresses.
: create-my-probe-list-prop ( -- )
" my-probe-list" property
\ An elaborate interrupt-map property applies to the XMITS builtin
\ subordinate bridge, where the built-in devices are attached.
: en+ ( xdr,len n -- xdr,len' ) encode-int encode+ ;
\ Similar to <schizo> except instead of a unit$ of " N,0"
\ where N is 1, 2, or 3, use an integer space equal to
\ the decoding of N as a pci subsidiary-device number.
\ That number is a combination of N and the bridge's bus number, thus:
: unit#>pa.hi ( unit# -- pa.hi )
d# 11 << my-bus# d# 16 << or
\ Don't call this until after my-bus# is established by the
\ call to init-xmits-secondary-bus#
: <xmits> ( xdr,len unit# intr -- xdr,len' )
>r ( xdr,len unit# ) ( R: intr )
unit#>pa.hi ( xdr,len pa.hi ) ( R: intr )
en+ ( xdr,len""' ) ( R: intr ) \ Encode pa.hi
\ Both pa.mid and pa.lo are zero
0 en+ 0 en+ ( xdr,len"' ) ( R: intr ) \ Encode pa.mid,lo
r> en+ ( xdr,len" ) ( R: ) \ Encode intr
my-self ihandle>phandle ( xdr,len" phandle )
en+ ( xdr,len' ) \ Encode phandle
\ When the interrupt-map encoding is complete, create the property.
\ The interrupt-map-mask and #interrupt-cells properties go
: int-map-prop ( xdr-addr,len -- )
" interrupt-map" property
7 en+ " interrupt-map-mask" property
1 encode-int " #interrupt-cells" property
: create-xmits-int-map-prop
\ NOTE: Interrupt slots for RIO and SBBC don't co-relate to their device#
\ PCI BUS B dev # 1 (plug in slot) = Int. slot 1
\ PCI BUS B dev # 2 (SBBC) = Int. slot 4
\ PCI BUS B dev # 3 (RIO) = Int. slot 2
\ HUB is not a PCI device and
\ interrupt generated from here will be spurious??
4 0 do 1 i 1+ <xmits> 4 i + en+ loop \ Slot 1
4 0 do 2 i 1+ <xmits> 10 i + en+ loop \ SBBC
4 0 do 3 i 1+ <xmits> 8 i + en+ loop \ RIO
\ We will count on the bus# that was returned by
\ the claim-full-pci-resource function to match the
\ pre-configured (POST-configured?) Secondary Bus#
\ Clean up the stack before returning.
: init-xmits-secondary-bus#
( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# -- )
to my-bus# ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi )
\ Create the static properties that can be created early, and,
\ in the case of the hotplug-capable property, have to.
: create-xmits-bridge-props ( -- )
create-xmits-bridge-slot-names
create-my-probe-list-prop
: setup-xmits-bridge ( -- )
create-xmits-bridge-props
\ For the special XMITS bridge, do not turn off
\ memory, I/O response and bus mastership
\ Primary bus# is pre-configured. Do not touch.
claim-pci-resource ( mem-lo mem64-lo io-lo dma-lo mem-hi mem64-hi io-hi dma-hi bus# )
init-xmits-secondary-bus# ( )
\ The interrupt-map property can only be created after
\ my-bus# has been set. See note near def'n of <xmits>
create-xmits-int-map-prop
\ Subordinate bus# is pre-configured. Do not touch.
\ Limit and base registers are pre-configured.
\ For the special XMITS bridge, do not turn off
\ prefetchable memory forwarding range.
\ We know the XMITS bridge is not the IBM bridge
\ XXX set cache line size in the register at 0c
\ XXX latency timer in the register at 0d
\ XXX set secondary latency timer in the register at 1b
: get-xmits-bridge? ( -- flag )
" xmits-builtin-pci-bridge"
get-parent-int-prop? dup if drop my-space = then
dup constant xmits-bridge? \ Leave a residue we can check later...
else setup-generic-bridge
[else] \ It's NOT StarCat-XMITS
projects / OpenSPARC-T2-SAM / blob