cosmetics
[unix-history] / usr / src / sys / vax / if / if_acc.c
CommitLineData
41e530c7 1/* if_acc.c 4.4 82/02/16 */
28081cf8
SL
2
3#include "acc.h"
4#ifdef NACC > 0
5
6/*
7 * ACC LH/DH ARPAnet IMP interface driver.
8 */
9
10#include "../h/param.h"
11#include "../h/systm.h"
12#include "../h/mbuf.h"
13#include "../h/pte.h"
14#include "../h/buf.h"
15#include "../h/protosw.h"
16#include "../h/socket.h"
17#include "../h/ubareg.h"
18#include "../h/ubavar.h"
28081cf8
SL
19#include "../h/cpu.h"
20#include "../h/mtpr.h"
21#include "../h/vmmac.h"
22#include "../net/in.h"
23#include "../net/in_systm.h"
24#include "../net/if.h"
a2cd4df7 25#include "../net/if_acc.h"
28081cf8
SL
26#include "../net/if_imp.h"
27#include "../net/if_uba.h"
28
29int accprobe(), accattach(), accrint(), accxint();
30struct uba_device *accinfo[NACC];
31u_short accstd[] = { 0 };
32struct uba_driver accdriver =
33 { accprobe, 0, accattach, 0, accstd, "acc", accinfo };
34#define ACCUNIT(x) minor(x)
35
36int accinit(), accstart(), accreset();
37
38/*
39 * "Lower half" of IMP interface driver.
40 *
41 * Each IMP interface is handled by a common module which handles
42 * the IMP-host protocol and a hardware driver which manages the
43 * hardware specific details of talking with the IMP.
44 *
45 * The hardware portion of the IMP driver handles DMA and related
46 * management of UNIBUS resources. The IMP protocol module interprets
47 * contents of these messages and "controls" the actions of the
48 * hardware module during IMP resets, but not, for instance, during
49 * UNIBUS resets.
50 *
51 * The two modules are coupled at "attach time", and ever after,
52 * through the imp interface structure. Higher level protocols,
53 * e.g. IP, interact with the IMP driver, rather than the ACC.
54 */
55struct acc_softc {
56 struct ifnet *acc_if; /* pointer to IMP's ifnet struct */
57 struct impcb *acc_ic; /* data structure shared with IMP */
58 struct ifuba acc_ifuba; /* UNIBUS resources */
59 struct mbuf *acc_iq; /* input reassembly queue */
60 short acc_olen; /* size of last message sent */
61 char acc_flush; /* flush remainder of message */
28081cf8
SL
62} acc_softc[NACC];
63
64/*
65 * Reset the IMP and cause a transmitter interrupt by
66 * performing a null DMA.
67 */
68accprobe(reg)
69 caddr_t reg;
70{
71 register int br, cvec; /* r11, r10 value-result */
72 register struct accdevice *addr = (struct accdevice *)reg;
73
74COUNT(ACCPROBE);
75#ifdef lint
76 br = 0; cvec = br; br = cvec;
77 accrint(0); accxint(0);
78#endif
a2cd4df7
BJ
79 addr->icsr = ACC_RESET; DELAY(5000);
80 addr->ocsr = ACC_RESET; DELAY(5000);
81 addr->ocsr = OUT_BBACK; DELAY(5000);
82 addr->owc = 0;
83 addr->ocsr = ACC_IE | ACC_GO; DELAY(5000);
84 addr->ocsr = 0;
85 if (cvec && cvec != 0x200) /* transmit -> receive */
28081cf8
SL
86 cvec -= 4;
87 return (1);
88}
89
90/*
91 * Call the IMP module to allow it to set up its internal
92 * state, then tie the two modules together by setting up
93 * the back pointers to common data structures.
94 */
95accattach(ui)
96 struct uba_device *ui;
97{
98 register struct acc_softc *sc = &acc_softc[ui->ui_unit];
99 register struct impcb *ip;
100 struct ifimpcb {
101 struct ifnet ifimp_if;
102 struct impcb ifimp_impcb;
103 } *ifimp;
104
105COUNT(ACCATTACH);
106 if ((ifimp = (struct ifimpcb *)impattach(ui)) == 0)
a2cd4df7 107 panic("accattach");
28081cf8
SL
108 sc->acc_if = &ifimp->ifimp_if;
109 ip = &ifimp->ifimp_impcb;
110 sc->acc_ic = ip;
111 ip->ic_init = accinit;
112 ip->ic_start = accstart;
a2cd4df7
BJ
113#ifdef notdef
114 sc->acc_ifuba.ifu_flags = UBA_NEEDBDP;
115#endif
28081cf8
SL
116}
117
118/*
119 * Reset interface after UNIBUS reset.
120 * If interface is on specified uba, reset its state.
121 */
122accreset(unit, uban)
123 int unit, uban;
124{
125 register struct uba_device *ui;
126 struct acc_softc *sc;
127
128COUNT(ACCRESET);
129 if (unit >= NACC || (ui = accinfo[unit]) == 0 || ui->ui_alive == 0 ||
130 ui->ui_ubanum != uban)
131 return;
132 printf(" acc%d", unit);
133 sc = &acc_softc[unit];
134 /* must go through IMP to allow it to set state */
135 (*sc->acc_if->if_init)(unit);
136}
137
138/*
139 * Initialize interface: clear recorded pending operations,
a2cd4df7
BJ
140 * and retrieve, and initialize UNIBUS resources. Note
141 * return value is used by IMP init routine to mark IMP
142 * unavailable for outgoing traffic.
28081cf8
SL
143 */
144accinit(unit)
145 int unit;
146{
a2cd4df7
BJ
147 register struct acc_softc *sc;
148 register struct uba_device *ui;
28081cf8
SL
149 register struct accdevice *addr;
150 int x, info;
151
152COUNT(ACCINIT);
a2cd4df7
BJ
153 if (unit >= NACC || (ui = accinfo[unit]) == 0 || ui->ui_alive == 0) {
154 printf("acc%d: not alive\n", unit);
155 return (0);
156 }
157 sc = &acc_softc[unit];
158 /*
159 * Header length is 0 since we have to passs
160 * the IMP leader up to the protocol interpretation
161 * routines. If we had the header length as
162 * sizeof(struct imp_leader), then the if_ routines
163 * would asssume we handle it on input and output.
164 */
165 if (if_ubainit(&sc->acc_ifuba, ui->ui_ubanum, 0, btoc(IMP_MTU)) == 0) {
28081cf8 166 printf("acc%d: can't initialize\n", unit);
a2cd4df7 167 goto down;
28081cf8
SL
168 }
169 addr = (struct accdevice *)ui->ui_addr;
170
a0b7c7fb 171 /*
a2cd4df7
BJ
172 * Reset the imp interface;
173 * the delays are pure guesswork.
a0b7c7fb 174 */
28081cf8 175 x = spl5();
a2cd4df7
BJ
176 addr->icsr = ACC_RESET; DELAY(5000);
177 addr->ocsr = ACC_RESET; DELAY(5000);
178 addr->ocsr = OUT_BBACK; DELAY(1000); /* reset host master ready */
179 addr->ocsr = 0;
28081cf8 180 splx(x);
a2cd4df7 181 addr->icsr = IN_MRDY; /* close the relay */
28081cf8
SL
182
183 /* YECH!!! */
a2cd4df7
BJ
184 x = 500;
185 while (x-- > 0) {
186 if ((addr->icsr & IN_HRDY) ||
187 (addr->icsr & (IN_RMR | IN_IMPBSY) == 0))
188 break;
189 addr->icsr = IN_MRDY; DELAY(5000); /* keep turning IN_RMR off */
190 }
191 if (x <= 0) {
192 printf("acc%d: imp doesn't respond, icsr=%b\n", unit,
193 addr->icsr, ACC_INBITS);
194 goto down;
28081cf8
SL
195 }
196
197 /*
198 * Put up a read. We can't restart any outstanding writes
199 * until we're back in synch with the IMP (i.e. we've flushed
200 * the NOOPs it throws at us).
a2cd4df7 201 * Note: IMP_MTU includes the leader.
28081cf8
SL
202 */
203 x = spl5();
204 info = sc->acc_ifuba.ifu_r.ifrw_info;
a2cd4df7
BJ
205 addr->iba = (u_short)info;
206 addr->iwc = -(IMP_MTU >> 1);
207#ifdef LOOPBACK
208 addr->ocsr |= OUT_BBACK;
209#endif
210 addr->icsr =
28081cf8
SL
211 IN_MRDY | ACC_IE | IN_WEN | ((info & 0x30000) >> 12) | ACC_GO;
212 splx(x);
a2cd4df7
BJ
213 return (1);
214down:
215 ui->ui_alive = 0;
216 return (0);
28081cf8
SL
217}
218
219/*
220 * Start output on an interface.
221 */
222accstart(dev)
223 dev_t dev;
224{
225 int unit = ACCUNIT(dev), info;
226 struct uba_device *ui = accinfo[unit];
227 register struct acc_softc *sc = &acc_softc[unit];
228 register struct accdevice *addr;
229 struct mbuf *m;
a2cd4df7 230 struct imp_leader *ip;
28081cf8
SL
231 u_short cmd;
232
233COUNT(ACCSTART);
234 if (sc->acc_ic->ic_oactive)
235 goto restart;
236
237 /*
238 * Not already active, deqeue a request and
239 * map it onto the UNIBUS. If no more
240 * requeusts, just return.
241 */
242 IF_DEQUEUE(&sc->acc_if->if_snd, m);
243 if (m == 0) {
244 sc->acc_ic->ic_oactive = 0;
245 return;
246 }
247 sc->acc_olen = if_wubaput(&sc->acc_ifuba, m);
248
249restart:
250 /*
a2cd4df7
BJ
251 * Have request mapped to UNIBUS for
252 * transmission; start the output.
28081cf8 253 */
a2cd4df7
BJ
254 if (sc->acc_ifuba.ifu_flags & UBA_NEEDBDP)
255 UBAPURGE(sc->acc_ifuba.ifu_uba, sc->acc_ifuba.ifu_w.ifrw_bdp);
28081cf8
SL
256 addr = (struct accdevice *)ui->ui_addr;
257 info = sc->acc_ifuba.ifu_w.ifrw_info;
a2cd4df7
BJ
258 addr->oba = (u_short)info;
259 addr->owc = -((sc->acc_olen + 1) >> 1);
28081cf8 260 cmd = ACC_IE | OUT_ENLB | ((info & 0x30000) >> 12) | ACC_GO;
a2cd4df7
BJ
261#ifdef LOOPBACK
262 cmd |= OUT_BBACK;
263#endif
264 addr->ocsr = cmd;
28081cf8
SL
265 sc->acc_ic->ic_oactive = 1;
266}
267
268/*
269 * Output interrupt handler.
270 */
271accxint(unit)
272{
273 register struct uba_device *ui = accinfo[unit];
274 register struct acc_softc *sc = &acc_softc[unit];
275 register struct accdevice *addr;
276
277COUNT(ACCXINT);
278 if (sc->acc_ic->ic_oactive == 0) {
a2cd4df7 279 printf("acc%d: stray xmit interrupt\n", unit);
28081cf8
SL
280 return;
281 }
282 addr = (struct accdevice *)ui->ui_addr;
283 sc->acc_if->if_opackets++;
284 sc->acc_ic->ic_oactive = 0;
a2cd4df7
BJ
285 if (addr->ocsr & ACC_ERR) {
286 printf("acc%d: output error, csr=%b\n", unit,
287 addr->ocsr, ACC_OUTBITS);
28081cf8 288 sc->acc_if->if_oerrors++;
a0b7c7fb 289 }
a2cd4df7
BJ
290 if (sc->acc_ifuba.ifu_xtofree) {
291 m_freem(sc->acc_ifuba.ifu_xtofree);
292 sc->acc_ifuba.ifu_xtofree = 0;
28081cf8 293 }
41e530c7
BJ
294 if (sc->acc_if->if_snd.ifq_head)
295 accstart(unit);
28081cf8
SL
296}
297
298/*
299 * Input interrupt handler
300 */
301accrint(unit)
302{
303 register struct acc_softc *sc = &acc_softc[unit];
304 register struct accdevice *addr;
305 register struct ifqueue *inq;
306 struct mbuf *m;
307 int len, info;
308
309COUNT(ACCRINT);
310 sc->acc_if->if_ipackets++;
311
312 /*
313 * Purge BDP; flush message if error indicated.
314 */
a2cd4df7
BJ
315 if (sc->acc_ifuba.ifu_flags & UBA_NEEDBDP)
316 UBAPURGE(sc->acc_ifuba.ifu_uba, sc->acc_ifuba.ifu_r.ifrw_bdp);
28081cf8 317 addr = (struct accdevice *)accinfo[unit]->ui_addr;
a2cd4df7
BJ
318 if (addr->icsr & ACC_ERR) {
319 printf("acc%d: input error, csr=%b\n", unit,
320 addr->icsr, ACC_INBITS);
28081cf8
SL
321 sc->acc_if->if_ierrors++;
322 sc->acc_flush = 1;
323 }
324
325 if (sc->acc_flush) {
a2cd4df7 326 if (addr->icsr & IN_EOM)
28081cf8
SL
327 sc->acc_flush = 0;
328 goto setup;
329 }
a2cd4df7 330 len = IMP_MTU + (addr->iwc << 1);
a2cd4df7
BJ
331 if (len < 0 || len > IMP_MTU) {
332 printf("acc%d: bad length=%d\n", len);
333 sc->acc_if->if_ierrors++;
334 goto setup;
335 }
28081cf8
SL
336
337 /*
338 * The last parameter is always 0 since using
339 * trailers on the ARPAnet is insane.
340 */
341 m = if_rubaget(&sc->acc_ifuba, len, 0);
342 if (m == 0)
343 goto setup;
a2cd4df7 344 if ((addr->icsr & IN_EOM) == 0) {
a0b7c7fb 345 if (sc->acc_iq)
28081cf8 346 m_cat(sc->acc_iq, m);
a0b7c7fb 347 else
28081cf8 348 sc->acc_iq = m;
28081cf8
SL
349 goto setup;
350 }
351 /* adjust message length for padding. */
a2cd4df7 352#ifdef notdef
28081cf8 353 m->m_len -= 2;
a2cd4df7 354#endif
a0b7c7fb 355 if (sc->acc_iq) {
28081cf8
SL
356 m_cat(sc->acc_iq, m);
357 m = sc->acc_iq;
358 sc->acc_iq = 0;
28081cf8
SL
359 }
360 impinput(unit, m);
361
362setup:
363 /*
364 * Setup for next message.
365 */
366 info = sc->acc_ifuba.ifu_r.ifrw_info;
a2cd4df7
BJ
367 addr->iba = (u_short)info;
368 addr->iwc = -(IMP_MTU >> 1);
369 addr->icsr =
28081cf8
SL
370 IN_MRDY | ACC_IE | IN_WEN | ((info & 0x30000) >> 12) | ACC_GO;
371}
372#endif