summary |
tags |
clone url |
shortlog |
log |
commit | commitdiff |
tree
raw |
patch |
inline | side by side (from parent 1:
d4be742)
SCCS-vsn: sys/vax/vax/cons.c 3.3
SCCS-vsn: sys/vax/uba/dh.c 3.6
SCCS-vsn: sys/vax/uba/dz.c 3.5
SCCS-vsn: sys/kern/tty.c 3.3
/*
* general TTY subroutines
/*
* general TTY subroutines
+/*
+ * When running dz's using only SAE (silo alarm) on input
+ * it is necessary to call dzrint() at clock interrupt time.
+ * This is unsafe unless spl5()s in tty code are changed to
+ * spl6()s to block clock interrupts. Note that the dh driver
+ * currently in use works the same way as the dz, even though
+ * we could try to more intelligently manage its silo.
+ * Thus don't take this out if you have no dz's unless you
+ * change clock.c and dhtimer().
+ */
+#define spl5 spl6
/*
* Input mapping table-- if an entry is non-zero, when the
/*
* Input mapping table-- if an entry is non-zero, when the
#include "../h/uba.h"
#include "../h/bk.h"
#include "../h/uba.h"
#include "../h/bk.h"
+/*
+ * When running dz's using only SAE (silo alarm) on input
+ * it is necessary to call dzrint() at clock interrupt time.
+ * This is unsafe unless spl5()s in tty code are changed to
+ * spl6()s to block clock interrupts. Note that the dh driver
+ * currently in use works the same way as the dz, even though
+ * we could try to more intelligently manage its silo.
+ * Thus don't take this out if you have no dz's unless you
+ * change clock.c and dhtimer().
+ */
+#define spl5 spl6
+
#define DHADDR ((struct device *)(UBA0_DEV + 0160020))
#define NDH11 16 /* number of lines */
#define UBACVT(x) (cbase + (short)((x)-(char *)cfree))
#define DHADDR ((struct device *)(UBA0_DEV + 0160020))
#define NDH11 16 /* number of lines */
#define UBACVT(x) (cbase + (short)((x)-(char *)cfree))
register struct device *addr;
register d;
short ttybit, bar, *sbar;
register struct device *addr;
register d;
short ttybit, bar, *sbar;
+ s = spl6(); /* block the clock */
d = minor(dev) & 0177;
addr = DHADDR + d;
addr->un.dhcsr &= (short)~XINT;
d = minor(dev) & 0177;
addr = DHADDR + d;
addr->un.dhcsr &= (short)~XINT;
#include "../h/conf.h"
#include "../h/pdma.h"
#include "../h/bk.h"
#include "../h/conf.h"
#include "../h/pdma.h"
#include "../h/bk.h"
+
+/*
+ * When running dz's using only SAE (silo alarm) on input
+ * it is necessary to call dzrint() at clock interrupt time.
+ * This is unsafe unless spl5()s in tty code are changed to
+ * spl6()s to block clock interrupts. Note that the dh driver
+ * currently in use works the same way as the dz, even though
+ * we could try to more intelligently manage its silo.
+ * Thus don't take this out if you have no dz's unless you
+ * change clock.c and dhtimer().
+ */
+#define spl5 spl6
#define DZADDR (UBA0_DEV + 0160100)
#ifdef ERNIE
#define DZADDR (UBA0_DEV + 0160100)
#ifdef ERNIE
register struct tty *tp;
{
register struct pdma *dp;
register struct tty *tp;
{
register struct pdma *dp;
+ register s;
+ s = spl6(); /* block the clock */
dp = &dzpdma[tp-dz_tty];
tp->t_state &= ~BUSY;
dp = &dzpdma[tp-dz_tty];
tp->t_state &= ~BUSY;
dzstart(tp);
if (tp->t_outq.c_cc == 0 || (tp->t_state&BUSY)==0)
dp->p_addr->dztcr &= ~(1 << ((tp-dz_tty) % 8));
dzstart(tp);
if (tp->t_outq.c_cc == 0 || (tp->t_state&BUSY)==0)
dp->p_addr->dztcr &= ~(1 << ((tp-dz_tty) % 8));
- * Vax console driver and floppy interface
+ * Vax console driver and floppy interface
*/
#include "../h/param.h"
#include "../h/conf.h"
*/
#include "../h/param.h"
#include "../h/conf.h"
#include "../h/cons.h"
#include "../h/mtpr.h"
#include "../h/cons.h"
#include "../h/mtpr.h"
+/*
+ * When running dz's using only SAE (silo alarm) on input
+ * it is necessary to call dzrint() at clock interrupt time.
+ * This is unsafe unless spl5()s in tty code are changed to
+ * spl6()s to block clock interrupts. Note that the dh driver
+ * currently in use works the same way as the dz, even though
+ * we could try to more intelligently manage its silo.
+ * Thus don't take this out if you have no dz's unless you
+ * change clock.c and dhtimer().
+ */
+#define spl5 spl6
+
#define NL1 000400
#define NL2 001000
#define CR2 020000
#define NL1 000400
#define NL2 001000
#define CR2 020000