// ========== Copyright Header Begin ==========================================
// OpenSPARC T2 Processor File: ios_ras_ports_binds.vrhpal
// Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
// 4150 Network Circle, Santa Clara, California 95054, U.S.A.
// * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; version 2 of the License.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
// For the avoidance of doubt, and except that if any non-GPL license
// choice is available it will apply instead, Sun elects to use only
// the General Public License version 2 (GPLv2) at this time for any
// software where a choice of GPL license versions is made
// available with the language indicating that GPLv2 or any later version
// may be used, or where a choice of which version of the GPL is applied is
// otherwise unspecified.
// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
// CA 95054 USA or visit www.sun.com if you need additional information or
// ========== Copyright Header End ============================================
#ifndef INC__IOS_RAS_PORTS_BINDS_VRH
#define INC__IOS_RAS_PORTS_BINDS_VRH
#include "top_defines.vrh"
bind niu_sii_inj_port niu_sii_inj_bind {
parity niu_sii_inj.parity;
bind sio_niu_inj_port sio_niu_inj_bind {
parity sio_niu_inj.parity;
bind dmu_sii_inj_port dmu_sii_inj_bind {
parity dmu_sii_inj.parity;
be_parity dmu_sii_inj.be_parity;
wrack_vld dmu_sii_inj.wrack_vld;
wrack_tag dmu_sii_inj.wrack_tag;
wrack_par dmu_sii_inj.wrack_par;
bind sio_dmu_inj_port sio_dmu_inj_bind {
parity sio_dmu_inj.parity;
bind l2_sio_inj_port l2_${b}_sio_inj_bind {
ctag_vld l2_${b}_sio_inj.ctag_vld;
data l2_${b}_sio_inj.data;
parity l2_${b}_sio_inj.parity;
ue_err l2_${b}_sio_inj.ue_err;
bind sii_ncu_inj_port sii_ncu_inj_bind {
parity sii_ncu_inj.parity;