* ========== Copyright Header Begin ==========================================
* OpenSPARC T2 Processor File: dmaept_init.h
* Copyright (C) 1995-2007 Sun Microsystems, Inc. All Rights Reserved
* 4150 Network Circle, Santa Clara, California 95054, U.S.A.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
* For the avoidance of doubt, and except that if any non-GPL license
* choice is available it will apply instead, Sun elects to use only
* the General Public License version 2 (GPLv2) at this time for any
* software where a choice of GPL license versions is made
* available with the language indicating that GPLv2 or any later version
* may be used, or where a choice of which version of the GPL is applied is
* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
* CA 95054 USA or visit www.sun.com if you need additional information or
* ========== Copyright Header End ============================================
#include "dmaept_defines.h"
! Setup an ASI
for little
-endian access to PCI space
! ************ %l4 saves
%asi so it can be restored later
! ************ Don
't use %l4.
! Setup the Command Register
setx CFG0_CMDSTS_ADDR, %l1, %l2
lduwa [%l2] %asi, %l1 ! Read it first
! Find out which bits of BAR0 are writable.
setx CFG0_BAR0_ADDR, %l1, %l2 ! BAR0
setx 0xffffffff, %l1, %l3
! Now set BAR0 to the low 32 bits of PART_0_BASE
setx DMAEPT_BAR0, %l1, %l3
setx PCIE_MEM64_OFFSET, %l1, %l0
! Just want one last look.
! Setup BAR1 with upper 32 bits of base & offset
stwa %l1, [%l2+0x04] %asi ! BAR1
! Setup BAR2 as a Mem 32 BAR
setx DMAEPT_MEM_SIZE, %l1, %l0
stwa %l1, [%l2+0x08] %asi ! BAR2
! Setup BAR3 as an IO BAR
stwa %l1, [%l2+0x0c] %asi ! BAR3
! Restore %asi to what it had when we started.