git.subgeniuskitty.com - OpenSPARC-T2-DV/.git/tree - design/fpga/opencores/

projects / OpenSPARC-T2-DV / tree

summary | tags | clone url | shortlog | log | commit | commitdiff | tree
history | HEAD

[OpenSPARC-T2-DV] / design / fpga / opencores /

drwxr-xr-x		..
-rwxr-xr-x	3607	mem_harness.v	blob \| blame \| history \| raw
-rwxr-xr-x	5690	raminfr.v	blob \| blame \| history \| raw
-rwxr-xr-x	20625	spc2wbm.v	blob \| blame \| history \| raw
-rwxr-xr-x	4372	timescale.v	blob \| blame \| history \| raw
-rwxr-xr-x	15993	uart_receiver.v	blob \| blame \| history \| raw
-rwxr-xr-x	24457	uart_regs.v	blob \| blame \| history \| raw
-rwxr-xr-x	10955	uart_rfifo.v	blob \| blame \| history \| raw
-rwxr-xr-x	5317	uart_sync_flops.v	blob \| blame \| history \| raw
-rwxr-xr-x	8809	uart_tfifo.v	blob \| blame \| history \| raw
-rwxr-xr-x	8999	uart_top.v	blob \| blame \| history \| raw
-rwxr-xr-x	11833	uart_transmitter.v	blob \| blame \| history \| raw
-rwxr-xr-x	9200	uart_wb.v	blob \| blame \| history \| raw

Full OpenSPARC design & verification tarball including full HDL.